MM74HC4060M Fairchild Semiconductor, MM74HC4060M Datasheet - Page 4

• Manufacturer Part Number: MM74HC4060M
• Description: IC COUNTER BIN 14STAGE 16SOIC
• Manufacturer: Fairchild Semiconductor
• Series: 74HCr

Specifications of MM74HC4060M

• Logic Type: Binary Counter
• Direction: Up
• Number Of Elements: 1
• Number Of Bits Per Element: 14
• Reset: Asynchronous
• Count Rate: 30MHz
• Trigger Type: Negative Edge
• Voltage - Supply: 2 V ~ 6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 16-SOIC (3.9mm Width)
• Counter Type: Binary
• Counting Sequence: Up
• Number Of Circuits: 1
• Logic Family: 74HC
• Propagation Delay Time: 380 ns, 76 ns, 65 ns
• Supply Voltage (max): 6 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Function: Counter
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 2 V to 6 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Timing: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

www.fairchildsemi.com
f
t
t
t
t
MAX
PHL
PHL
REM
W
f
t
t
t
t
t
t
t
C
C
MAX
PHL
PHL
PHL
REM
W
r
THL
AC Electrical Characteristics
V
AC Electrical Characteristics
V
Symbol
Note 5: Typical Propagation delay time to any output can be calculated using: t
Note 6: C
I
, t
S
PD
IN
CC
CC
f
, t
, t
Symbol
, t
, t
, t
C
PLH
PLH
TLH
PLH
PLH
PD
5V, T
2.0V to 6.0V, C
V
CC
PD
Maximum Operating
Frequency
Maximum Propagation
Delay Clock to Q
Maximum Propagation
Delay Reset to any Q
Maximum Propagation
Delay Between Stages
Q
Minimum Reset
Removal Time
Minimum Pulse Width
Maximum Input Rise and
Fall Time
Maximum Output Rise
and Fall Time
Power Dissipation
Capacitance (Note 6)
Maximum Input
Capacitance
A
n
f
to Q
determines the no load dynamic power consumption, P
25 C, C
I
CC
Maximum Clock Frequency
Maximum Propagation
Delay to Q
Maximum Propagation
Delay to any Q
Minimum Reset
Removal Time
Minimum Pulse Width
n 1
.
Parameter
L
L
50 pF, t
15 pF, t
4
4
Parameter
r
r
t
f
t
f
6 ns (unless otherwise specified)
6 ns
(per package)
Conditions
(Note 5)
D
2.0V
4.5V
6.0V
2.0V
4.5V
6.0V
2.0V
4.5V
6.0V
2.0V
4.5V
6.0V
2.0V
4.5V
6.0V
2.0V
4.5V
6.0V
2.0V
4.5V
6.0V
2.0V
4.5V
6.0V
V
CC
Conditions
4
P
C
PD
17 12(N–1) ns; where N is the number of the output, Q
V
Typ
120
CC
24
42
35
72
20
30
10
55
9
5
T
2
A
f I
CC
25 C
1000
V
380
240
125
100
500
400
30
35
76
65
48
41
25
21
20
17
80
16
14
75
15
13
10
CC
6
, and the no load dynamic current consumption,
T
A
Typ
Guaranteed Limits
40
10
10
16
1000
40 to 85 C T
475
302
156
125
100
500
400
24
28
95
81
60
51
31
26
25
21
20
17
95
19
16
10
5
Guaranteed
Limit
A
30
20
40
20
16
55 to 125 C
1000
171
114
358
188
150
120
500
400
110
W
20
24
97
72
61
38
31
30
25
24
20
22
19
10
4
, at V
CC
Units
MHz
5V.
ns
ns
ns
ns
Units
MHz
MHz
MHz
pF
pF
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns