ADC1413D NXP Semiconductors, ADC1413D Datasheet - Page 36

no-image

ADC1413D

Manufacturer Part Number
ADC1413D
Description
Dual 14-bit ADC
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADC1413D125HN/C1551
Manufacturer:
NXP Semiconductors
Quantity:
135
NXP Semiconductors
Table 48.
Table 49.
Table 50.
ADC1413D_SER_4
Preliminary data sheet
Bit
7 to 0
Bit
7
6
5 to 4
3
2
1
0
Bit
7
6
Symbol
FCHK[7:0]
Symbol
-
SCR_IN_MODE
LANE_MODE[1:0]
-
LANE_POL
LANE_CLK_POS_EDGE R/W
Lane_PD
Symbol
-
SCR_IN_MODE
Cfg01_13_fchk (address 084Dh)
LaneA_0_ctrl (address 0870h)
LaneB_0_ctrl (address 0871h)
Access
R
Access
R
R/W
R/W
R
R/W
R/W
Access
R
R/W
All information provided in this document is subject to legal disclaimers.
Value
********
Value
0
0 (reset)
1
00 (reset)
01
10
11
0
0
1
0
1
0
1
Value
0
0 (reset)
1
Rev. 04 — 23 April 2010
Description
defines the checksum value for lane1
checksum corresponds to the sum of all the link configuration
parameters module 256 (as defined in JEDEC Standard
No.204A)
Description
not used
defines the input type for scrambler and 8-bit/10-bit units:
defines output type of Lane output unit:
not used
defines lane polarity:
defines lane clock polarity:
lane power-down control:
Description
not used
defines the input type for scrambler and 8b/10b units:
(normal mode) = Input of the scrambler and 8-bit/10-bit units is
the output of the frame assembly unit.
input of the scrambler and 8-bit/10-bit units is the PRSB
generator (PRBS type is defined with “PRBS_TYPE[1:0]”
(Ser_PRBS_ctrl register)
normal mode: Lane output is the 8-bit/10-bit output unit
constant mode: Lane output is set to a constant (0 × 0)
toggle mode: Lane output is toggling between 0 × 0 and 0 × 1
PRBS mode: Lane output is the PRBS generator (PRBS type is
defined with “PRBS_TYPE[1:0]” (Ser_PRBS_ctrl register)
lane polarity is normal
lane polarity is inverted
lane clock provided to the serializer is active on positive edge
lane clock provided to the serializer is active on negative edge
lane is operational
lane is in Power-down mode
(normal mode) = Input of the scrambler and 8b/10b units is the
output of the Frame Assembly unit.
input of the scrambler and 8b/10b units is the PRBS generator
(PRBS type is defined with “PRBS_TYPE[1:0]” (Ser_PRBS_ctrl
register)
ADC1413D series; serial JESD204A interface
ADC1413D series
© NXP B.V. 2010. All rights reserved.
www.DataSheet4U.com
36 of 43

Related parts for ADC1413D