MPC8358E Freescale Semiconductor, MPC8358E Datasheet - Page 17
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MPC8358E
Manufacturer Part Number
MPC8358E
Description
(MPC8358E / MPC8360E) PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC8358E.pdf
(112 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8358ECVRADDDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVRAGDDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVRAGDGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVVADDE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVVADDEA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358EVRAGDDA
Manufacturer:
MICRON
Quantity:
3 183
Company:
Part Number:
MPC8358EVRAGDGA
Manufacturer:
FREESCAL
Quantity:
748
w w w . D a t a S h e e t 4 U . c o m
5.1
Table 9
5.2
This section describes the AC electrical specifications for the reset initialization timing requirements of
the device.
component(s).
Freescale Semiconductor
MPC8360E/MPC8358E PowerQUICC™ II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 2
Required assertion time of HRESET or SRESET
(input) to activate reset flow
Required assertion time of PORESET with stable
clock applied to CLKIN when the device is in PCI host
mode
Required assertion time of PORESET with stable
clock applied to PCI_SYNC_IN when the device is in
PCI agent mode
HRESET/SRESET assertion (output)
HRESET negation to SRESET negation (output)
Input setup time for POR config signals
(CFG_RESET_SOURCE[0:2] and
CFG_CLKIN_DIV) with respect to negation of
PORESET when the device is in PCI host mode
Input setup time for POR config signals
(CFG_RESET_SOURCE[0:2] and
CFG_CLKIN_DIV) with respect to negation of
PORESET when the device is in PCI agent mode
Input hold time for POR config signals with respect to
negation of HRESET
provides the DC electrical characteristics for the RESET pins of the device.
Input high voltage
Input low voltage
Input current
Output high voltage
Output low voltage
Output low voltage
Notes:
1. This table applies for pins PORESET, HRESET, SRESET and QUIESCE.
2. HRESET and SRESET are open drain pins, thus V
RESET DC Electrical Characteristics
RESET AC Electrical Characteristics
Table 10
Characteristic
Parameter/Condition
provides the reset initialization AC timing specifications for the DDR SDRAM
Table 10. RESET Initialization Timing Specifications
Table 9. RESET Pins DC Electrical Characteristics
Symbol
V
V
V
V
V
I
IN
OH
OL
OL
IH
IL
OH
Min
512
I
32
32
32
16
OH
I
I
is not relevant for those pins.
4
4
0
OL
OL
Condition
= –8.0 mA
= 3.2 mA
= 8.0 mA
Max
—
—
—
—
—
—
—
—
–0.3
Min
2.0
2.4
—
—
t
t
t
t
t
PCI_SYNC_IN
PCI_SYNC_IN
PCI_SYNC_IN
PCI_SYNC_IN
PCI_SYNC_IN
OV
t
t
CLKIN
CLKIN
Unit
DD
Max
ns
±10
0.8
0.5
0.4
—
+ 0.3
RESET Initialization
Unit
μA
V
V
V
V
V
Notes
1
2
1
1
1
2
1
17