L64777 LSI Logic Corporation, L64777 Datasheet - Page 23
L64777
Manufacturer Part Number
L64777
Description
DVB Qam Modulator
Manufacturer
LSI Logic Corporation
Datasheet
1.L64777.pdf
(124 pages)
- Current page: 23 of 124
- Download datasheet (989Kb)
Figure 2.5
DVALIDIN
ICLK
DIN
Invalid Data
Required Relation of ICLK and DIN/DVALIDIN
Group 0 is the address pointer register (APR); the I
Control Interface loads the address byte into APR0 (see
"Programming the L64777 in Serial Host Interface
programming details. Reading or writing from Group 2 causes a data
transfer with the device address specified by APR0:
The detailed timing of the serial bus is given in Appendix A. The serial
bus runs at a maximum 400 kHz clock rate. The serial control interface
can transfer reads and writes in single-byte or burst mode. It must access
the status registers 12 and 13 with single-byte reads.
The division factor for converting OCLK down to the symbol clock is
always four. Input synchronization works at the ICLK rate, either on a bit
or byte clock. Energy dispersal (scrambling), Reed-Solomon encoding,
convolutional interleaving, byte to m-tuple conversion, differential
encoding, and QAM mapping operate at the symbol clock rate (OCLK/4).
The final Nyquist filter works on the OCLK rate.
Incoming bits are provided with an input clock (ICLK) and a validation
signal (DVALIDIN), which indicates the rising edges of ICLK that are
carrying valid data. These inputs feed into a 128-word circular FIFO
buffer. The output carries a continuous data stream if the PLL is properly
locked.
I/O
If APR0 is set to zero, the Serial Control Interface expects a write
access with 196 data bytes to load the filter coefficients; it does not
apply an autoincrement to APR0.
If APR0 is not at zero, the Serial Control Interface expects only a
single data byte and applies an autoincrement to the APR0.
Valid Data
Valid Data
Invalid Data
2
Mode"), for
C-Compatible Serial
Input Waveforms
Appendix A,
2-9
Related parts for L64777
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Mpeg-2 Audio/video Decoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Decoder Technical Manual 5/97
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Receiver
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner/receiver Chipset
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner And Satellite Receiver Chipset Data Sheet 2/01
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Smatv Qam Encoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Dvb-t Cofdm Demodulator Technical Manual 2/00
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
16-Bit HCMOS Multiplier / Accumulators
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Transport with Embedded CPU and Control
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
32-Bit HCMOS IEEE Floating-Point Processor
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Variable-Length Video Shift Registers
Manufacturer:
LSI Logic Corporation