ST92196A STMicroelectronics, ST92196A Datasheet - Page 170

no-image

ST92196A

Manufacturer Part Number
ST92196A
Description
8/16-bit Mcu For Tv Applications With Up To 96k Rom, On-screen-display And 1 Or 2 Data Slicers
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST92196A2B1/JPC
Manufacturer:
ST
Quantity:
188
Part Number:
ST92196A2B1/JPC
Manufacturer:
ST
0
Part Number:
ST92196A4B1
Manufacturer:
ST
Quantity:
1 566
Part Number:
ST92196A4B1
Manufacturer:
ST
0
Part Number:
ST92196A4B1/JCO
Manufacturer:
ST
0
Part Number:
ST92196A4B1/JET
Manufacturer:
ST
0
Part Number:
ST92196A4B1/JEY
Manufacturer:
ST
0
8.9 FOUR-CHANNEL I
8.9.1 Introduction
The I
4 serial I
various external devices. It meets all of the re-
quirements of the I
tended 10-bit addressing compatibility for slave
operation and CBUS compatibility).
8.9.1.1 General Features
– Conversion of internal 8-bit parallel data to/from
– Realtime interrupt generation and handling
– Software selectable operation one of four I
– Software selectable acknowledge bit generation
– Internal general reset
– 8-bit data read/write register
– 8-bit control register,
– 8-bit status register,
– Operates by default in slave mode and is auto-
8.9.1.2 Master Operation
– 4-bit Frequency Control register to select 1 of 16
external I
buses
matically switched to master mode by loading the
‘data write’ register when the bus is idle.
clock frequencies for the SCL line ranging from
2
C Bus Master/Slave Interface supports up to
2
C buses used for communication with
2
C bus serial data
2
C bus specification (except ex-
2
C BUS INTERFACE (I2C)
2
C
- FOUR-CHANNEL I
– Compatible with standard 7 or extended 10-bit
– Handles stretching of SCL bus clock pulses by
– Bus arbitration with arbitration loss detection in
– Bus error detection
– Optional push-pull bus drive capability for faster
8.9.1.3 Slave Operation
– 7-bit address register (cannot be assigned a 10-
– The first SCL clock pulse in every data byte is
– Bus error detection
– Optional general call detection
– Operates optionally as Bus Monitor without inter-
– Setup time for any first transmitted data bit can
20 kHz to 800 kHz derived from a 4MHz crystal
clock
address protocol
slaves without restrictions
multimaster environment
communication
bit address)
stretched until the MCU has finished processing
the previously received byte
fering in any way with bus traffic
be adjusted
2
C BUS INTERFACE (I2C)
170/268

Related parts for ST92196A