MC56F8366 Freescale Semiconductor, Inc, MC56F8366 Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
MC56F8366
Manufacturer Part Number
MC56F8366
Description
56f8300 16-bit Digital Signal Controllers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC56F8366.pdf
(184 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC56F8366MFV60
Manufacturer:
Power-one
Quantity:
268
Company:
Part Number:
MC56F8366MFVE
Manufacturer:
Freescale
Quantity:
440
Company:
Part Number:
MC56F8366MFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8366MFVE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8366VFV60
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
Freescale
Quantity:
43
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
MOTOLOLA
Quantity:
439
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8366VFVE
Manufacturer:
FREESCALE
Quantity:
20 000
Part 1: Overview . . . . . . . . . . . . . . . . . . . . . . . 5
Part 2: Signal/Connection Descriptions . . 15
Part 3: On-Chip Clock Synthesis (OCCS) . 38
Part 4: Memory Map. . . . . . . . . . . . . . . . . . . 40
Part 5: Interrupt Controller (ITCN) . . . . . . . . 83
Part 6: System Integration Module (SIM) . 114
Part 7: Security Features . . . . . . . . . . . . . . 134
4
1.1. 56F8366/56F8166 Features . . . . . . . . . . . . . 5
1.2. Device Description . . . . . . . . . . . . . . . . . . . . 7
1.3. Award-Winning Development Environment. . 9
1.4. Architecture Block Diagram . . . . . . . . . . . . 10
1.5. Product Documentation . . . . . . . . . . . . . . . 14
1.6. Data Sheet Conventions . . . . . . . . . . . . . . . 14
2.1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.2. Signal Pins . . . . . . . . . . . . . . . . . . . . . . . . . 18
3.1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . 38
3.2. External Clock Operation . . . . . . . . . . . . . . 38
3.3. Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
4.1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . 40
4.2. Program Map. . . . . . . . . . . . . . . . . . . . . . . . 41
4.3. Interrupt Vector Table . . . . . . . . . . . . . . . . . 44
4.4. Data Map . . . . . . . . . . . . . . . . . . . . . . . . . . 47
4.5. Flash Memory Map . . . . . . . . . . . . . . . . . . . 47
4.6. EOnCE Memory Map . . . . . . . . . . . . . . . . . 49
4.7. Peripheral Memory Mapped Registers . . . . 50
4.8. Factory Programmed Memor. . . . . . . . . . . . 82
5.1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . 83
5.2. Features . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
5.3. Functional Description . . . . . . . . . . . . . . . . . 83
5.4. Block Diagram . . . . . . . . . . . . . . . . . . . . . . . 85
5.5. Operating Modes . . . . . . . . . . . . . . . . . . . . . 85
5.6. Register Descriptions . . . . . . . . . . . . . . . . . 86
5.7. Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
6.1. Overview . . . . . . . . . . . . . . . . . . . . . . . . . . 114
6.2. Features . . . . . . . . . . . . . . . . . . . . . . . . . . 115
6.3. Operating Modes . . . . . . . . . . . . . . . . . . . 115
6.4. Operating Mode Register . . . . . . . . . . . . . 116
6.5. Register Descriptions . . . . . . . . . . . . . . . . 117
6.6. Clock Generation Overview . . . . . . . . . . . 132
6.7. Power-Down Modes Overview . . . . . . . . . 132
6.8. Stop and Wait Mode Disable Function . . . 133
6.9. Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . 133
7.1. Operation with Security Enabled . . . . . . . 134
7.2. Flash Access Blocking Mechanisms . . . . . 134
Table of Contents
56F8366 Technical Data, Rev. 6
Part 8: General Purpose Input/Output
Part 9: Joint Test Action Group (JTAG) . . 142
Part 10: Specifications . . . . . . . . . . . . . . . 143
Part 11: Packaging . . . . . . . . . . . . . . . . . . . 170
Part 12: Design Considerations . . . . . . . . 177
Part 13: Ordering Information . . . . . . . . . 180
8.1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . 137
8.2. Memory Maps . . . . . . . . . . . . . . . . . . . . . . 137
8.3. Configuration . . . . . . . . . . . . . . . . . . . . . . . 137
9.1. JTAG Information . . . . . . . . . . . . . . . . . . . . 142
10.1. General Characteristics . . . . . . . . . . . . . . 143
10.2. DC Electrical Characteristics. . . . . . . . . . 147
10.3. AC Electrical Characteristics . . . . . . . . . . 151
10.4. Flash Memory Characteristics. . . . . . . . . 151
10.5. External Clock Operation Timing . . . . . . . 152
10.6. Phase Locked Loop Timing . . . . . . . . . . . 152
10.7. Crystal Oscillator Timing . . . . . . . . . . . . . 153
10.8. External Memory Interface Timing . . . . . . 153
10.9. Reset, Stop, Wait, Mode Select, and
10.10. Serial Peripheral Interface
10.11. Quad Timer Timing . . . . . . . . . . . . . . . . 161
10.12. Quadrature Decoder Timing . . . . . . . . . 162
10.13. Serial Communication Interface
10.14. Controller Area Network (CAN) Timing . 163
10.15. JTAG Timing . . . . . . . . . . . . . . . . . . . . . 164
10.16. Analog-to-Digital Converter
10.17. Equivalent Circuit for ADC Inputs . . . . . 168
10.18. Power Consumption . . . . . . . . . . . . . . . 168
11.1. 56F8366 Package and Pin-Out
11.2. 56F8166 Package and Pin-Out
12.1. Thermal Design Considerations . . . . . . . . 177
12.2. Electrical Design Considerations . . . . . . . 178
12.3. Power Distribution and I/O Ring
(GPIO) . . . . . . . . . . . . . . . . . . . . . . . 137
Interrupt Timing . . . . . . . . . . . . . 156
(SPI) Timing . . . . . . . . . . . . . . . . . 158
(SCI) Timing . . . . . . . . . . . . . . . . 163
(ADC) Parameters . . . . . . . . . . . 165
Information . . . . . . . . . . . . . . . . . . 170
Information . . . . . . . . . . . . . . . . . 173
Implementation . . . . . . . . . . . . . . 179
Freescale Semiconductor
Preliminary