MC56F8366 Freescale Semiconductor, Inc, MC56F8366 Datasheet - Page 156
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
MC56F8366
Manufacturer Part Number
MC56F8366
Description
56f8300 16-bit Digital Signal Controllers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC56F8366.pdf
(184 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC56F8366MFV60
Manufacturer:
Power-one
Quantity:
268
Company:
Part Number:
MC56F8366MFVE
Manufacturer:
Freescale
Quantity:
440
Company:
Part Number:
MC56F8366MFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8366MFVE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC56F8366VFV60
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
Freescale
Quantity:
43
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
MOTOLOLA
Quantity:
439
Company:
Part Number:
MC56F8366VFVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8366VFVE
Manufacturer:
FREESCALE
Quantity:
20 000
10.9 Reset, Stop, Wait, Mode Select, and Interrupt Timing
156
1. In the formulas, T = clock cycle. For an operating frequency of 60MHz, T = 16.67ns. At 8MHz (used during Reset and Stop
2. Parameters listed are guaranteed by design.
3. During Power-On Reset, it is possible to use the device’s internal reset stretching circuitry to extend this period to 2
4. The minimum is specified for the duration of an edge-sensitive IRQA interrupt required to recover from the Stop state. This
5. The interrupt instruction fetch is visible on the pins only in Mode 3.
RESET Assertion to Address, Data and Control
Signals High Impedance
Minimum RESET Assertion Duration
RESET Deassertion to First External Address Output
Edge-sensitive Interrupt Request Width
IRQA, IRQB Assertion to External Data Memory
Access Out Valid, caused by first instruction execution
in the interrupt service routine
IRQA, IRQB Assertion to General Purpose Output
Valid, caused by first instruction execution in the
interrupt service routine
Delay from IRQA Assertion (exiting Wait) to External
Data Memory Access
Delay from IRQA Assertion to External Data Memory
Access (exiting Stop)
IRQA Width Assertion to Recover from Stop State
modes), T = 125ns.
is not the minimum required so that the IRQA interrupt is accepted.
A0–A15,
D0–D15
RESET
Table 10-17 Reset, Stop, Wait, Mode Select, and Interrupt Timing
Characteristic
t
RAZ
4
Figure 10-5 Asynchronous Reset Timing
56F8366 Technical Data, Rev. 6
5
t
3
RA
t
IDM - FAST
t
t
t
Symbol
IG - FAST
IRI -FAST
IF - FAST
t
t
t
t
t
RDA
RAZ
IRW
t
t
IDM
t
t
RA
IRI
IW
IG
IF
Typical
1.5T
1.5T
Min
16T
63T
18T
14T
18T
14T
22T
18T
22T
18T
—
Typical
Max
64T
21
—
—
—
—
—
—
—
—
—
—
—
t
RDA
Unit
First Fetch
Freescale Semiconductor
ns
ns
ns
ns
ns
ns
ns
ns
ns
1,2
See Figure
10-5
10-5
10-5
10-6
10-7
10-7
10-8
10-9
10-9
21
Preliminary
T.