STPCC03 STMicroelectronics, STPCC03 Datasheet - Page 3

no-image

STPCC03

Manufacturer Part Number
STPCC03
Description
STPC CONSUMER-S DATASHEET- PC COMPATIBLE EMBEDDED MICROPROCESSOR
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STPCC0375BTC3
Manufacturer:
ST
Quantity:
210
Part Number:
STPCC0375BTC3
Manufacturer:
ST
0
Part Number:
STPCC0390BTC3
Manufacturer:
ST
Quantity:
41
Part Number:
STPCC0390BTC3
Quantity:
129
Part Number:
STPCC0390BTC3
Manufacturer:
STPC
Quantity:
1 000
Part Number:
STPCC0390BTC3
Manufacturer:
STPC
Quantity:
20 000
PCI Controller
Fully compliant with PCI 2.1 specification.
Integrated PCI arbitration interface. Up to 3
masters can connect directly. External PAL
allows for greater than 3 masters.
Translation of PCI cycles to ISA bus.
Translation of ISA master initiated cycle to
PCI.
Support for burst read/write from PCI master.
PCI clock is 1/3 or 1/2 Host clock .
ISA master/slave controller
Generates the ISA clock from either
14.318MHz oscillator clock or PCI clock
Supports programmable extra wait state for
ISA cycles
Supports I/O recovery time for back to back I/
O cycles.
Fast Gate A20 and Fast reset.
Supports the single ROM that C, D, or E.
blocks shares with F block BIOS ROM.
Supports flash ROM.
Supports ISA hidden refresh.
Buffered DMA & ISA master cycles to reduce
bandwidth utilization of the PCI and Host bus.
NSP compliant.
Integrated Peripheral Controller
2X8237/AT compatible 7-channel DMA
controller.
2X8259/AT compatible interrupt Controller.
16 interrupt inputs - ISA and PCI.
Three 8254 compatible Timer/Counters.
Co-processor error support logic.
Supports external RTC.
Issue 1.1 - October 16, 2000
Local Bus interface
Multiplxed with ISA interface.
Low latency bus
22-bit address bus.
16-bit data bus with word steering capability.
Programmable timing (Host clock granularity)
2 Programmable Flash Chip Select.
4 Programmable I/O Chip Select.
Supports 32-bit Flash burst.
2-level hardware key protection for Flash boot
block protection.
Supports 2 banks of 8MB flash devices with
boot block shadowed to 0x000F0000.
IDE Interface
Supports PIO and Bus Master IDE
Supports up to Mode 5 Timings
Transfer Rates to 22 MBytes/sec
Supports up to 4 IDE devices
Concurrent channel operation (PIO & DMA
modes) - 4 x 32-Bit Buffer FIFO per channel
Support for PIO mode 3 & 4.
Support for DMA mode 1 & 2.
Bus Master with scatter/gather capability
Multi-word DMA support for fast IDE drives
Individual drive timing for all four IDE devices
Supports both legacy & native IDE modes
Supports hard drives larger than 528MB
Support for CD-ROM and tape peripherals
Backward compatibility with IDE (ATA-1).
Power Management
Four power saving modes: On, Doze,
Standby, Suspend.
Programmable system activity detector
Supports SMM.
Supports STOPCLK.
Supports IO trap & restart.
Independent peripheral time-out timer to
monitor hard disk, serial & parallel ports.
Supports RTC, interrupts and DMAs wake-up
STPC CONSUMER-S OVERVIEW
3/59

Related parts for STPCC03