M50FLW080A STMicroelectronics, M50FLW080A Datasheet - Page 6

no-image

M50FLW080A

Manufacturer Part Number
M50FLW080A
Description
8 Mbit (13 x 64KByte Blocks + 3 x 16 x 4KByte Sectors) 3V Supply Firmware Hub / Low Pin Count Flash Memory
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M50FLW080A
Manufacturer:
ST
0
Part Number:
M50FLW080A K5
Manufacturer:
ST
0
Part Number:
M50FLW080A-KS
Manufacturer:
ST
0
Part Number:
M50FLW080A-N5G
Manufacturer:
MI
Quantity:
1 831
Part Number:
M50FLW080A-NB5
Manufacturer:
ST
0
Part Number:
M50FLW080AK5
Manufacturer:
ST
0
Part Number:
M50FLW080AK5G
Manufacturer:
ST
Quantity:
20 000
Part Number:
M50FLW080ANB5G
Manufacturer:
ST
Quantity:
20 000
M50FLW080A, M50FLW080B
SUMMARY DESCRIPTION
The M50FLW080 is a 8 Mbit (1M x8) non-volatile
memory that can be read, erased and repro-
grammed. These operations can be performed us-
ing a single low voltage (3.0 to 3.6V) supply. For
fast programming and fast erasing on production
lines, an optional 12V power supply can be used
to reduce the erasing and programming time.
The memory is divided into 16 Uniform Blocks of
64 KBytes each, three of which are divided into 16
uniform sectors of 4 KBytes each (see
A.
erased independently. So, it is possible to pre-
serve valid data while old data is erased. Blocks
can be protected individually to prevent accidental
program or erase commands from modifying their
contents.
Program and erase commands are written to the
Command Interface of the memory. An on-chip
Program/Erase Controller simplifies the process of
programming or erasing the memory by taking
care of all of the special operations that are re-
quired to update the memory contents. The end of
a program or erase operation can be detected and
6/53
for details). All blocks and sectors can be
APPENDIX
any error conditions identified. The command set
to control the memory is consistent with the JE-
DEC standards.
Two different bus interfaces are supported by the
memory:
The memory is supplied with all the bits erased
(set to ’1’).
The primary interface, the FWH/LPC
Interface, uses Intel’s proprietary Firmware
Hub (FWH) and Low Pin Count (LPC)
protocol. This has been designed to remove
the need for the ISA bus in current PC
Chipsets. The M50FLW080 acts as the PC
BIOS on the Low Pin Count bus for these PC
Chipsets.
The secondary interface, the Address/
Address Multiplexed (or A/A Mux) Interface, is
designed to be compatible with current Flash
Programmers, for production line
programming prior to fitting the device in a PC
Motherboard.

Related parts for M50FLW080A