ADUC834 Analog Devices, ADUC834 Datasheet - Page 45
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
ADUC834
Manufacturer Part Number
ADUC834
Description
Precision Analog Microcontroller: 1MIPS 8052 MCU + 62kB Flash + 16/24-Bit ADC + 12-Bit DAC
Manufacturer
Analog Devices
Datasheet
1.ADUC834.pdf
(80 pages)
Specifications of ADUC834
Mcu Core
8052
Mcu Speed (mips)
1
Sram (bytes)
2304Bytes
Gpio Pins
34
Adc # Channels
4
Other
PWM
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADUC834
Manufacturer:
ADI
Quantity:
4 000
Company:
Part Number:
ADUC834BS
Manufacturer:
TKS
Quantity:
15 200
Company:
Part Number:
ADUC834BS
Manufacturer:
ADI
Quantity:
455
Part Number:
ADUC834BS
Manufacturer:
AD
Quantity:
20 000
Company:
Part Number:
ADUC834BSZ
Manufacturer:
TOSHIBA
Quantity:
1 200
Company:
Part Number:
ADUC834BSZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADUC834BSZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
SPIDAT
Function
SFR Address
Power-On Default Value
Bit Addressable
Using the SPI Interface
Depending on the configuration of the bits in the SPICON SFR
shown in Table XXI, the ADuC834 SPI interface will transmit
or receive data in a number of possible modes. Figure 34 shows
all possible ADuC834 SPI configurations and the timing rela-
tionships and synchronization between the signals involved.
Also shown in this figure is the SPI interrupt bit (ISPI) and how
it is triggered at the end of each byte-wide communication.
REV. A
(CPHA = 0)
(CPHA = 1)
SAMPLE INPUT
DATA OUTPUT
SAMPLE INPUT
DATA OUTPUT
Figure 34. SPI Timing, All Modes
(CPOL = 1)
(CPOL = 0)
ISPI FLAG
ISPI FLAG
SCLOCK
SCLOCK
SS
?
MSB BIT 6 BIT 5
MSB BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 LSB
SPI Data Register
The SPIDAT SFR is written by the user to transmit data over the SPI interface or read by user
code to read data just received by the SPI interface.
F7H
00H
No
BIT 4 BIT 3 BIT 2 BIT 1 LSB
?
–45–
SPI Interface—Master Mode
In Master Mode, the SCLOCK pin is always an output and
generates a burst of eight clocks whenever user code writes to
the SPIDAT Register. The SCLOCK bit rate is determined by
SPR0 and SPR1 in SPICON. It should also be noted that the
SS Pin is not used in Master mode. If the ADuC834 needs to
assert the SS Pin on an external slave device, a port digital output
pin should be used.
In Master Mode, a byte transmission or reception is initiated by
a write to SPIDAT. Eight clock periods are generated via the
SCLOCK pin and the SPIDAT byte being transmitted via
MOSI. With each SCLOCK period, a data bit is also sampled
via MISO. After eight clocks, the transmitted byte will have
been completely transmitted and the input byte will be waiting
in the input shift register. The ISPI flag will be set automatically
and an interrupt will occur if enabled. The value in the shift
register will be latched into SPIDAT.
SPI Interface—Slave Mode
In Slave Mode, the SCLOCK is an input. The SS pin must also
be driven low externally during the byte communication. Trans-
mission is also initiated by a write to SPIDAT. In Slave Mode,
a data bit is transmitted via MISO and a data bit is received via
MOSI through each input SCLOCK period. After eight clocks,
the transmitted byte will have been completely transmitted and
the input byte will be waiting in the input shift register. The ISPI
flag will be set automatically and an interrupt will occur if enabled.
The value in the shift register will be latched into SPIDAT
only when the transmission/reception of a byte has been com-
pleted. The end of transmission occurs after the eighth clock has
been received, if CPHA = 1 or when SS returns high if CPHA = 0.
ADuC834