ATxmega32A4 Atmel Corporation, ATxmega32A4 Datasheet - Page 301
ATxmega32A4
Manufacturer Part Number
ATxmega32A4
Description
Manufacturer
Atmel Corporation
Specifications of ATxmega32A4
Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Speed
No
Usb Interface
No
Spi
7
Twi (i2c)
2
Uart
5
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
2
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
12
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
4
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
5
Output Compare Channels
16
Input Capture Channels
16
Pwm Channels
16
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATxmega32A4-AU
Manufacturer:
Atmel
Quantity:
992
Part Number:
ATxmega32A4-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATxmega32A4-MH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATxmega32A4U-AU
Manufacturer:
ON
Quantity:
1 140
Part Number:
ATxmega32A4U-AUR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATxmega32A4U-CU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
- Current page: 301 of 445
- Download datasheet (6Mb)
25.11 DMA transfer
25.12 Interrupts and events
25.13 Calibration
25.14 Channel priority
25.15 Synchronous sampling
8077H–AVR–12/09
where the ADC sample time, T
For details on R
teristic in the device data sheet.
The DMA Controller can be used to transfer ADC conversion results to memory or peripherals. A
new conversion completed in any of the ADC result registers may trigger a DMA transfer
request. See the DMA Controller manual for more details on DMA transfers.
The ADC can generate both interrupt requests and events. The ADC channels have individual
interrupt settings. Interrupt requests and events can be generated either when an ADC conver-
sion is complete or if an ADC measurement is above or below the ADC Compare register
values.
The ADC has a built-in calibration mechanism that calibrated the internal pipeline in the ADC.
The calibration value from the production test must be loaded from the signature row and into
the ADC calibration register from software to obtain 12 bit accuracy.
Since the System Clock can be faster than the ADC clock, it is possible to have the start conver-
sion bit set for several ADC channels within the same ADC clock period. Events may also trigger
conversions on several ADC channels and give the same scenario. In this case the ADC Chan-
nel with the lowest number will be prioritized. This is shown the timing diagrams in
and Conversion Timing” on page
Starting an ADC conversion may cause an unknown delay between the software start or event
and the actual conversion start since conversion of other higher priority ADC channels may be
pending, or since the System clock may be much faster than the ADC Clock. To start an ADC
conversion immediately on an incoming event, it is possible to flush the ADC for all measure-
ments, reset the ADC clock and start the conversion at the next Peripheral clock cycle, which
then will also be the next ADC clock cycle. If this is done all ongoing conversions in the ADC
pipeline will be lost. The ADC can either be flushed from software, or the incoming event can be
set up to do this automatically. If flushing is used it is important that the time between each con-
version start trigger is longer than the propagation delay to ensure that one conversion is
finished before the ADC pipeline is flushed and the next conversion is started.
In microcontrollers with two ADC peripherals, it is possible to start two ADC samples synchro-
nously in the two ADCs by using the same event channel to trigger both ADCs.
R
T
source
s
≤
-------------------
2 f ⋅
≤
1
ADC
---------------------------------------------- - R
C
sample
channel
⋅
T
ln
s
(
2
, R
n
+
1
switch
)
–
and C
channel
S
is one half ADC clock cycle given by:
296.
sample
–
R
switch
refer to the ADC and ADC gain stage electrical charac-
XMEGA A
”ADC Clock
301
Related parts for ATxmega32A4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
U6046BREAR WINDOW HEATING TIMER / LONG-TERM TIMER
Manufacturer:
ATMEL Corporation
Datasheet: