ATmega8515 Atmel Corporation, ATmega8515 Datasheet - Page 119
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATmega8515
Manufacturer Part Number
ATmega8515
Description
Manufacturer
Atmel Corporation
Specifications of ATmega8515
Flash (kbytes)
8 Kbytes
Pin Count
44
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
35
Ext Interrupts
3
Usb Speed
No
Usb Interface
No
Spi
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.5
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
3
Input Capture Channels
1
Pwm Channels
3
32khz Rtc
No
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATMEGA8515
Manufacturer:
ATMEL
Quantity:
5 510
Company:
Part Number:
ATMEGA8515
Manufacturer:
NS
Quantity:
5 510
Part Number:
ATMEGA8515
Manufacturer:
AT
Quantity:
20 000
Company:
Part Number:
ATmega8515-16AC
Manufacturer:
MOT
Quantity:
3 450
Part Number:
ATmega8515-16AC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega8515-16AI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATmega8515-16AU
Manufacturer:
ATMEL
Quantity:
4 500
Part Number:
ATmega8515-16AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega8515-16PU
Manufacturer:
AT
Quantity:
20 000
16-bit Timer/Counter
Register Description
Timer/Counter1 Control
Register A – TCCR1A
2512K–AVR–01/10
• Bit 7:6 – COM1A1:0: Compare Output Mode for Channel A
• Bit 5:4 – COM1B1:0: Compare Output Mode for Channel B
The COM1A1:0 and COM1B1:0 control the Output Compare pins (OC1A and OC1B
respectively) behavior. If one or both of the COM1A1:0 bits are written to one, the OC1A
output overrides the normal port functionality of the I/O pin it is connected to. If one or
both of the COM1B1:0 bit are written to one, the OC1B output overrides the normal port
functionality of the I/O pin it is connected to. However, note that the Data Direction Reg-
ister (DDR) bit corresponding to the OC1A or OC1B pin must be set in order to enable
the output driver.
When the OC1A or OC1B is connected to the pin, the function of the COM1x1:0 bits is
dependent of the WGM13:0 bits setting. Table 50 shows the COM1x1:0 bit functionality
when the WGM13:0 bits are set to a normal or a CTC mode (non-PWM).
Table 50. Compare Output Mode, non-PWM
Table 51 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to the
fast PWM mode.
Table 51. Compare Output Mode, Fast PWM
Note:
Table 52 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to the
phase correct or the phase and frequency correct, PWM mode.
Bit
Read/Write
Initial Value
COM1A1/
COM1A1/
COM1B1
COM1B1
0
0
1
1
0
0
1
1
1. A special case occurs when OCR1A/OCR1B equals TOP and COM1A1/COM1B1 is
set. In this case the Compare Match is ignored, but the set or clear is done at TOP.
See “Fast PWM Mode” on page 111. for more details.
COM1A1
R/W
COM1A0/
7
0
COM1B0
COM1A0/
COM1B0
0
1
0
1
0
1
0
1
COM1A0
R/W
6
0
Description
Normal port operation, OC1A/OC1B disconnected.
WGM13:0 = 15: Toggle OC1A on Compare Match, OC1B
disconnected (Normal port operation). For all other WGM1
setting, Normal port operation, OC1A/OC1B disconnected.
Clear OC1A/OC1B on Compare Match, set OC1A/OC1B at TOP
(Non-Inverting).
Set OC1A/OC1B on Compare Match, clear OC1A/OC1B at TOP
(Inverting).
Description
Normal port operation, OC1A/OC1B disconnected.
Toggle OC1A/OC1B on Compare Match.
Clear OC1A/OC1B on Compare Match (Set output to low level).
Set OC1A/OC1B on Compare Match (Set output to high level).
COM1B1
R/W
5
0
COM1B0
R/W
4
0
(1)
FOC1A
W
3
0
FOC1B
ATmega8515(L)
W
2
0
WGM11
R/W
1
0
WGM10
R/W
0
0
TCCR1A
119