AT89LP428 Atmel Corporation, AT89LP428 Datasheet - Page 64

• Manufacturer Part Number: AT89LP428
• Manufacturer: Atmel Corporation

Specifications of AT89LP428

• Flash (kbytes): 4 Kbytes
• Max. Operating Frequency: 25 MHz
• Cpu: 8051-1C
• Max I/o Pins: 30
• Spi: 1
• Uart: 1
• Sram (kbytes): 0.75
• Eeprom (bytes): 512
• Self Program Memory: IAP
• Operating Voltage (vcc): 2.4 to 5.5
• Timers: 3
• Isp: SPI/OCD
• Watchdog: Yes

Table 13-4.
Notes:
64
T2CCC Address = 0D4H
Not Bit Addressable
Bit
Symbol
CIENx
CDIRx
CTCx
CCMx
CxM
[2 - 0]
1. All writes/reads to/from T2CCC will access channel X as currently selected by T2CCA.The control registers for the remain-
2. Analog Comparator A events are determined by the CMA
3. Analog Comparator B events are determined by the CMB
4. Asymmetrical versus Symmetrical PWM is determined by the Timer 2 Count Mode. See
AT89LP428/828
CIENx
ing unselected channels are not accessible.
page
7
Function
Channel X Interrupt Enable. When set, channel X’s interrupt flag, CCFx in T2CCF, will generate an interrupt when
ECC = 1. Clear to disable interrupts from channel X.
Channel X Capture Direction. In dual-slope modes, a compare/capture event on channel X will store the current count
direction into CDIRx. Up-counting = 0 and down-counting = 1. Modifying this bit has no effect.
Clear Timer on Compare/Capture of Channel X. When set, the Timer 2 registers TL2 and TH2 will be cleared by a
compare/capture event on channel X. When cleared, Timer 2 is unaffected by channel X events.
Channel X Compare/Capture Mode. When CCMx = 1, channel X operates in compare mode. When CCMx = 0, channel
X operates in capture mode.
Channel X Mode. Selects the output/input events for compare/capture channel X.
CxM2
CxM2
T2CCC – Timer/Counter 2 Compare/Capture Control
68.
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
CDIRx
CxM1
CxM1
6
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
CxM0
CxM0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
–
5
Capture Event (CCMx = 0)
Disabled
Trigger on negative edge of CCx pin
Trigger on positive edge of CCx pin
Trigger on either edge of CCx pin
Trigger on Timer 0 overflow
Trigger on Timer 1 overflow
Trigger on Analog Comparator A Event
Trigger on Analog Comparator B Event
Compare Action (CCMx = 1)
Output disabled (interrupt only)
Set CCx pin on compare match
Clear CCx pin on compare match
Toggle CCx pin on compare match
Inverting Pulse Width Modulation
Non-inverting Pulse Width Modulation
Reserved
Reserved
CTCx
4
2-0
2-0
CCMx
bits in ACSRA. See
bits in ACSRB. See
3
(4)
(4)
CxM2
(2)
(3)
2
Table 18-1 on page
Table 18-2 on page
Reset Value = 00X0 0000B
“Pulse Width Modulation Mode” on
CxM1
1
103.
102.
CxM0
3654A–MICRO–8/09
0