AT89C51AC3 Atmel Corporation, AT89C51AC3 Datasheet - Page 9

no-image

AT89C51AC3

Manufacturer Part Number
AT89C51AC3
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT89C51AC3

Flash (kbytes)
64 Kbytes
Max. Operating Frequency
60 MHz
Cpu
8051-12C
Max I/o Pins
32
Spi
1
Uart
1
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
62.5
Sram (kbytes)
2.25
Eeprom (bytes)
2048
Self Program Memory
API
Operating Voltage (vcc)
3.0 to 5.5
Timers
4
Isp
UART
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89C51AC3-RDTIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51AC3-RDTUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51AC3-RLTIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51AC3-RLTUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51AC3-RLTUM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT89C51AC3-S3SUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51AC3-SLSIM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Read-Modify-Write
Instructions
4383D–8051–02/08
Figure 3. Port 2 Structure
Notes:
When Port 0 and Port 2 are used for an external memory cycle, an internal control signal
switches the output-driver input from the latch output to the internal address/data line.
Some instructions read the latch data rather than the pin data. The latch based instruc-
tions read the data, modify the data and then rewrite the latch. These are called "Read-
Modify-Write" instructions. Below is a complete list of these special instructions (see
Table ). When the destination operand is a Port or a Port bit, these instructions read the
latch rather than the pin:
It is not obvious the last three instructions in this list are Read-Modify-Write instructions.
These instructions read the port (all 8 bits), modify the specifically addressed bit and
MOV Px.y, C
Instruction
READ
LATCH
INTERNAL
BUS
CLR Px.y
WRITE
TO
LATCH
SET Px.y
READ
PIN
DJNZ
DEC
ORL
ANL
XRL
JBC
CPL
1. Port 2 is precluded from use as general-purpose I/O Ports when as address/data bus
2. Port 2 internal strong pull-ups FET (P1 in FiGURE) assist the logic-one output for
INC
drivers.
memory bus cycle.
Description
logical AND
logical OR
logical EX-OR
jump if bit = 1 and clear bit
complement bit
increment
decrement
decrement and jump if not zero
move carry bit to bit y of Port x
clear bit y of Port x
set bit y of Port x
D
LATCH
P2.X
ADDRESS HIGH/ CONTROL
Q
1
0
Example
ANL P1, A
ORL P2, A
XRL P3, A
JBC P1.1, LABEL
CPL P3.0
INC P2
DEC P2
DJNZ P3, LABEL
MOV P1.5, C
CLR P2.4
SET P3.3
VDD
INTERNAL
PULL-UP (2)
P2.x (1)
9

Related parts for AT89C51AC3