AT32UC3C2512C Atmel Corporation, AT32UC3C2512C Datasheet - Page 962
AT32UC3C2512C
Manufacturer Part Number
AT32UC3C2512C
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT32UC3A0128.pdf
(377 pages)
2.AT32UC3A0128.pdf
(159 pages)
3.AT32UC3C0128C.pdf
(1313 pages)
4.AT32UC3C0128C.pdf
(108 pages)
Specifications of AT32UC3C2512C
Flash (kbytes)
512 Kbytes
Pin Count
64
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
# Of Touch Channels
32
Hardware Qtouch Acquisition
No
Max I/o Pins
45
Ext Interrupts
64
Usb Transceiver
1
Quadrature Decoder Channels
1
Usb Speed
Full Speed
Usb Interface
Device + OTG
Spi
5
Twi (i2c)
2
Uart
4
Can
2
Lin
4
Ssc
1
Ethernet
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
11
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
2
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
12
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
68
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6 or 4.5 to 5.5
Operating Voltage (vcc)
3.0 to 3.6 or 4.5 to 5.5
Fpu
Yes
Mpu / Mmu
Yes / No
Timers
3
Output Compare Channels
13
Input Capture Channels
6
Pwm Channels
14
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT32UC3C2512C-A2UR
Manufacturer:
YAGEO
Quantity:
60 000
Company:
Part Number:
AT32UC3C2512C-U
Manufacturer:
ATMEL
Quantity:
125
Company:
Part Number:
AT32UC3C2512C-Z2ZR
Manufacturer:
Atmel
Quantity:
1 499
- AT32UC3A0128 PDF datasheet
- AT32UC3A0128 PDF datasheet #2
- AT32UC3C0128C PDF datasheet #3
- AT32UC3C0128C PDF datasheet #4
- Current page: 962 of 1313
- Download datasheet (20Mb)
33. Pulse Width Modulation Controller (PWM)
33.1
33.2
32117C–AVR-08/11
Features
Overview
Rev. 5.0.1.0
•
•
•
•
•
•
•
•
•
The PWM Controller (PWM) controls 4 channels independently. Each channel controls two com-
plementary square output waveforms. Characteristics of the output waveforms such as period,
duty-cycle, polarity and dead-times (also called dead-bands or non-overlapping times) are con-
figured through the user interface. Each channel selects and uses one of the clocks provided by
the clock generator. The clock generator provides several clocks resulting from the division of
the PWM internal clock (CCK). This internal clock can be driven either by the master clock
(CLK_PWM) or by the generic clock (GCLK).
All PWM accesses are made through registers mapped on the peripheral bus. All channels inte-
grate a double buffering system in order to prevent an unexpected output waveform while
modifying the period, the duty-cycle or the dead-times.
Channels can be linked together as synchronous channels to be able to update their duty-cycle
or dead-times at the same time.
The update of duty-cycles of synchronous channels can be performed by the Peripheral DMA
Controller Channel (PDCA) which offers buffer transfer without processor Intervention.
4 channels
Common clock generator providing thirteen different clocks
Independent channels
2 2-bit Gray up/down channels for stepper motor control
Synchronous channel mode
2 independent events lines intended to synchonize ADC conversions
8 comparison units intended to generate interrupts, pulses on event lines and PDC tranfer
requests
5 programmable fault inputs providing an asynchronous protection of PWM outputs
Write-Protect registers
– A modulo n counter providing eleven clocks
– Two independent linear dividers working on modulo n counter outputs
– High frequency asynchronous clocking mode
– Independent 20-bit counter for each channel
– Independent complementary outputs with 16-bit dead-time generator (also called dead-band
– Independent enable disable command for each channel
– Independent clock selection for each channel
– Independent period, duty-cycle and dead-time for each channel
– Independent double buffering of period, duty-cycle and dead-times for each channel
– Independent programmable selection of the output waveform polarity for each channel
– Independent programmable center or left aligned output waveform for each channel
– Independent output override for each channel
– Synchronous channels share the same counter
– Mode to update the synchronous channels registers after a programmable number of periods
– Synchronous channels supports connection with peripheral DMA controller which offers
or non-overlapping time) for each channel
buffer transfer without processor intervention to update duty-cycle values
AT32UC3C
962
Related parts for AT32UC3C2512C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
U6046BREAR WINDOW HEATING TIMER / LONG-TERM TIMER
Manufacturer:
ATMEL Corporation
Datasheet: