AT32UC3A4128 Atmel Corporation, AT32UC3A4128 Datasheet - Page 634

no-image

AT32UC3A4128

Manufacturer Part Number
AT32UC3A4128
Description
Manufacturer
Atmel Corporation

Specifications of AT32UC3A4128

Flash (kbytes)
128 Kbytes
Pin Count
100
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
Hardware Qtouch Acquisition
No
Usb Transceiver
1
Usb Speed
Hi-Speed
Usb Interface
Device + OTG
Spi
6
Twi (i2c)
2
Uart
4
Sd / Emmc
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
128
Self Program Memory
YES
Dram Memory
No
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
6
Input Capture Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3A4128-C1UR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A4128-C1UT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A4128S-C1UR
Manufacturer:
ATMEL
Quantity:
2 620
Part Number:
AT32UC3A4128S-CIUT
Manufacturer:
ATMEL
Quantity:
350
Part Number:
AT32UC3A4128S-CIUT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT32UC3A4128S-U
Manufacturer:
ATMEL
Quantity:
12 914
Part Number:
AT32UC3A4128SC101
Manufacturer:
STM
Quantity:
6 278
Part Number:
AT32UC3A4128SC1UT
Manufacturer:
ATMEL
Quantity:
6 055
26.7.2.6
32072G–11/2011
Address setup
Figure 26-13. Endpoint Activation Algorithm
As long as the endpoint is not correctly configured (CFGOK is zero), the controller does not
acknowledge the packets sent by the host to this endpoint.
The CFGOK bit is set only if the configured size and number of banks are correct compared to
their maximal allowed values for the endpoint (see
FIFO size (i.e. the DPRAM size).
See
The USB device address is set up according to the USB protocol.
Once the USB device address is configured, the controller filters the packets to only accept
those targeting the address stored in UADD.
UADD and ADDEN shall not be written all at once.
UADD and ADDEN are cleared:
When UADD or ADDEN is cleared, the default device address 0 is used.
• After all kinds of resets, the USB device address is 0.
• The host starts a SETUP transaction with a SET_ADDRESS(addr) request.
• The user write this address to the USB Address (UADD) field in UDCON, and write a zero to
• The user sends a zero-length IN packet from the control endpoint.
• The user enables the recorded USB device address by writing a one to ADDEN.
• On a hardware reset.
• When the USBB is disabled (USBE written to zero).
• When a USB reset is detected.
the Address Enable (ADDEN) bit in UDCON, so the actual address is still 0.
Section 26.7.1.6
Yes
EPENn = 1
CFGOK ==
Activation
UECFGn
Activated
Endpoint
Endpoint
EPTYPE
EPSIZE
ALLOC
EPDIR
EPBK
1?
for more details about DPRAM management.
No
ERROR
Enable the endpoint.
Test if the endpoint configuration is correct.
Configure the endpoint:
Allocate the configured DPRAM banks.
Table 26-1 on page
- type
- direction
- size
- number of banks
617) and to the maximal
634

Related parts for AT32UC3A4128