AT32UC3A4128 Atmel Corporation, AT32UC3A4128 Datasheet - Page 400

no-image

AT32UC3A4128

Manufacturer Part Number
AT32UC3A4128
Description
Manufacturer
Atmel Corporation

Specifications of AT32UC3A4128

Flash (kbytes)
128 Kbytes
Pin Count
100
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
Hardware Qtouch Acquisition
No
Usb Transceiver
1
Usb Speed
Hi-Speed
Usb Interface
Device + OTG
Spi
6
Twi (i2c)
2
Uart
4
Sd / Emmc
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
128
Self Program Memory
YES
Dram Memory
No
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
6
Input Capture Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3A4128-C1UR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A4128-C1UT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A4128S-C1UR
Manufacturer:
ATMEL
Quantity:
2 620
Part Number:
AT32UC3A4128S-CIUT
Manufacturer:
ATMEL
Quantity:
350
Part Number:
AT32UC3A4128S-CIUT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT32UC3A4128S-U
Manufacturer:
ATMEL
Quantity:
12 914
Part Number:
AT32UC3A4128SC101
Manufacturer:
STM
Quantity:
6 278
Part Number:
AT32UC3A4128SC1UT
Manufacturer:
ATMEL
Quantity:
6 055
20.7
20.7.1
20.7.2
32072G–11/2011
Programming Examples
8-bit LED-Chaser
Configuration of USART pins
It is assumed in this example that a subroutine "delay" exists that returns after a given time.
The example below shows how to configure a peripheral module to control I/O pins. It assumed
in this example that the USART receive pin (RXD) is connected to PC16 and that the USART
transmit pin (TXD) is connected to PC17. For both pins, the USART is peripheral B. In this
example, the state of the GPIO registers is assumed to be unknown. The two USART pins are
therefore first set to be controlled by the GPIO with output drivers disabled. The pins can then be
assured to be tri-stated while changing the Peripheral Mux Registers.
loop:
// Set R0 to GPIO base address
mov
orh
// Enable GPIO control of pin 0-8
mov
st.w
// Set initial value of port
mov
st.w
// Set up toggle value. Two pins are toggled
// in each round. The bit that is currently set,
// and the next bit to be set.
mov
orh
// Only change 8 LSB
mov
and
st.w
rol
rcall
rjmp
// Set up pointer to GPIO, PORTC
mov
orh
// Disable output drivers
R0, LO(AVR32_GPIO_ADDRESS)
R0, HI(AVR32_GPIO_ADDRESS)
R1, 0xFF
R0[AVR32_GPIO_GPERS], R1
R2, 0x01
R0[AVR32_GPIO_OVRS], R2
R2, 0x0303
R2, 0x0303
R3, 0x00FF
R3, R2
R0[AVR32_GPIO_OVRT], R3
R2
delay
loop
R0, LO(AVR32_GPIO_ADDRESS + PORTC_OFFSET)
R0, HI(AVR32_GPIO_ADDRESS + PORTC_OFFSET)
400

Related parts for AT32UC3A4128