DS2155L+ Maxim Integrated Products, DS2155L+ Datasheet - Page 213

IC TXRX T1/E1/J1 1-CHIP 100-LQFP

DS2155L+

Manufacturer Part Number
DS2155L+
Description
IC TXRX T1/E1/J1 1-CHIP 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS2155L+

Function
Single-Chip Transceiver
Interface
E1, HDLC, J1, T1
Number Of Circuits
1
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
BERT Generator and Detector, CMI Coder and Decoder, HDLC Controller
Product
Framer
Number Of Transceivers
1
Data Rate
64 Kbps
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
75 mA (Typ)
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power (watts)
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
35.2 E1 Mode
Figure 35-11. Receive-Side Timing
Note 1: RSYNC in frame mode (IOCR1.5 = 0).
Note 2: RSYNC in multiframe mode (IOCR1.5 = 1).
Note 3: RLCLK is programmed to output just the Sa bits.
Note 4: RLINK always outputs all five Sa bits as well as the rest of the receive data stream.
Note 5: This diagram assumes the CAS MF begins in the RAF frame.
Figure 35-12. Receive-Side Boundary Timing (with Elastic Store Disabled)
Note 1: RCHBLK is programmed to block channel 1.
Note 2: RLCLK is programmed to mark the Sa4 bit in RLINK.
Note 3: Shown is a RNAF frame boundary.
Note 4: RSIG normally contains the CAS multiframe alignment nibble (0000) in channel 1.
RFSYNC
RSYNC
RSYNC
RLCLK
FRAME#
RLINK
RCHBLK
RFSYNC
RCHCLK
RSYNC
RLINK
RLCLK
RSER
RCLK
RSIG
2
4
3
1
1
2
1
CHANNEL 32
CHANNEL 32
2
A
3
B
4
C
LSB
D
5
Si
6
1
7
213 of 238
A Sa4 Sa5 Sa6 Sa7 Sa8
8
Sa4 Sa5 Sa6 Sa7 Sa8
CHANNEL 1
CHANNEL 1
9
Note 4
10
11
12
MSB
13
14
CHANNEL 2
CHANNEL 2
15
A
16
B
1

Related parts for DS2155L+