74LV132PW NXP Semiconductors, 74LV132PW Datasheet - Page 4
![Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND SCHMITT TRIG](/photos/15/59/155966/soic14_sml.jpg)
74LV132PW
Manufacturer Part Number
74LV132PW
Description
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND SCHMITT TRIG
Manufacturer
NXP Semiconductors
Datasheet
1.74LV132N112.pdf
(17 pages)
Specifications of 74LV132PW
Product
NAND
Logic Family
LV
Number Of Gates
4
Number Of Lines (input / Output)
2 / 1
High Level Output Current
- 12 mA
Low Level Output Current
12 mA
Propagation Delay Time
65 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
1 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-402
Minimum Operating Temperature
- 40 C
Lead Free Status / Rohs Status
Details
Other names
74LV132PW,112
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LV132PW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
74LV132PWЈ¬118
Manufacturer:
NXP
Quantity:
2 500
NXP Semiconductors
7. Functional description
Table 3.
H = HIGH voltage level; L = LOW voltage level.
8. Limiting values
Table 4.
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
[1]
[2]
[3]
[4]
[5]
74LV132_5
Product data sheet
Input
nA
L
L
H
H
Symbol
V
I
I
I
I
I
T
P
IK
OK
O
CC
GND
stg
CC
tot
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
P
P
P
P
tot
tot
tot
tot
derates linearly with 12 mW/K above 70 C.
derates linearly with 8 mW/K above 70 C.
derates linearly with 5.5 mW/K above 60 C.
derates linearly with 4.5 mW/K above 60 C.
Function table
Limiting values
Parameter
supply voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
DIP14 package
SO14 package
(T)SSOP14 package
DHVQFN14 package
nB
L
H
L
H
Conditions
V
V
V
T
amb
I
O
O
Rev. 05 — 2 July 2009
< 0.5 V or V
< 0.5 V or V
= 0.5 V to (V
= 40 C to +125 C
I
O
> V
CC
> V
CC
+ 0.5 V)
CC
+ 0.5 V
+ 0.5 V
Quad 2-input NAND Schmitt trigger
Output
nY
H
H
H
L
[1]
[1]
[2]
[3]
[4]
[5]
Min
-
-
-
-
-
-
-
-
0.5
50
65
© NXP B.V. 2009. All rights reserved.
74LV132
Max
+7.0
50
-
+150
750
500
500
500
20
50
25
Unit
V
mA
mA
mA
mA
mA
mW
mW
mW
mW
C
4 of 17