74LV132PW NXP Semiconductors, 74LV132PW Datasheet - Page 14
![Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND SCHMITT TRIG](/photos/15/59/155966/soic14_sml.jpg)
74LV132PW
Manufacturer Part Number
74LV132PW
Description
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND SCHMITT TRIG
Manufacturer
NXP Semiconductors
Datasheet
1.74LV132N112.pdf
(17 pages)
Specifications of 74LV132PW
Product
NAND
Logic Family
LV
Number Of Gates
4
Number Of Lines (input / Output)
2 / 1
High Level Output Current
- 12 mA
Low Level Output Current
12 mA
Propagation Delay Time
65 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
1 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-402
Minimum Operating Temperature
- 40 C
Lead Free Status / Rohs Status
Details
Other names
74LV132PW,112
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LV132PW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
74LV132PWЈ¬118
Manufacturer:
NXP
Quantity:
2 500
NXP Semiconductors
Fig 17. Package outline SOT762-1 (DHVQFN14)
74LV132_5
Product data sheet
DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
14 terminals; body 2.5 x 3 x 0.85 mm
DIMENSIONS (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
UNIT
mm
OUTLINE
VERSION
SOT762-1
max.
A
1
(1)
terminal 1
index area
0.05
0.00
A 1
terminal 1
index area
E h
L
0.30
0.18
14
1
b
IEC
- - -
0.2
2
c
13
e
D
3.1
2.9
0
(1)
1.65
1.35
D h
D h
e 1
D
MO-241
JEDEC
E
2.6
2.4
(1)
b
REFERENCES
Rev. 05 — 2 July 2009
1.15
0.85
E h
9
6
0.5
e
7
8
JEITA
B
- - -
e
scale
w
v
2.5
e 1
2
M
M
A
E
C
C
0.5
0.3
A
L
B
0.1
v
0.05
w
y 1 C
Quad 2-input NAND Schmitt trigger
A
A 1
0.05
y
PROJECTION
EUROPEAN
5 mm
0.1
y 1
detail X
X
C
© NXP B.V. 2009. All rights reserved.
74LV132
y
ISSUE DATE
02-10-17
03-01-27
c
SOT762-1
14 of 17