AN983BX-BG-T-V1 Infineon Technologies, AN983BX-BG-T-V1 Datasheet - Page 33

no-image

AN983BX-BG-T-V1

Manufacturer Part Number
AN983BX-BG-T-V1
Description
IC PCI TO ETHERNET LAN 128-PQFP
Manufacturer
Infineon Technologies
Datasheet

Specifications of AN983BX-BG-T-V1

Applications
Ethernet Controller
Interface
USB
Voltage - Supply
3 V ~ 3.6 V
Package / Case
128-BFQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
AN983BXBGTV1
AN983BXBGTV1XP
SP000075554

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AN983BX-BG-T-V1
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
AN983BX-BG-T-V1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
a Magic Packet, it will assert the PME# signal (drive to low) to indicate receiving a wake up frame as well as to set
the PME status bit (the bit 15 of CSR20).
7.9
The AN983B/BX has a built-in capability for Power Management (PM), which controlled by the host system
The AN983B/BX will provide:
7.9.1
DO (Fully On)
In this state the AN983B/BX operates as full functionality and consumes its normal power. While in the D0 state,
if the PCI clock is lower than 16 MHz, the AN983B/BX may not receive or transmit frames properly.
D1
In this state the AN983B/BX doesn’t response to any accesses, except configuration space and full function
context in place. The only network operation the AN983B/BX can initiate is a wake-up event.
D2
In this state the AN983B/BX only responds to access configuration space and full function context in place. The
AN983B/BX can’t transmit or receive even the wake-up frame.
D3
In this state all function context is lost. When power is restored, the function will return to D0.
D3
When the AN983B/BX is brought back to D0 from D3
The AN983B/BX in the D3
requires the device to perform an internal reset and return to a power-up reset condition without the RST# pin
asserted.
Table 5
Device
State
D0
D1
Data Sheet
cold
hot
Compatibility with Device Class Power Management Reference Specification, Rev1.09
Compatibility with ACPI specification, Rev 1.0
Compatibility with PCI Bus Power Management Interface Specification, Rev 1.1
Compatibility with AMD Magic Packet™ Technology.
Compatibility with PCI CLKRUN scheme.
(Software Visible D3)
(Power Removed)
PCI-Bus
State
B0
B0, B1
ACPI Power Management Function
Power States
Power State
Function Context
Full function context in
place
Configuration
maintained. No Tx and
Rx except wake-up
events
hot
state responds to configuration cycles as long as power and clock are supplied. This
Clock
Full speed
Stopped to
Full speed
hot
33
the software must perform a full initialization.
Power
Full power
Supported
Actions to
Function
Any PCI
transaction
PCI
configuration
access
Functional Descriptions
Rev. 1.81, 2005-12-15
Supported
Actions from
Function
Any PCI
transaction or
interrupt
Only wake-up
events
AN983B/BX

Related parts for AN983BX-BG-T-V1