ISD-300A1 Cypress Semiconductor Corp, ISD-300A1 Datasheet - Page 49
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
ISD-300A1
Manufacturer Part Number
ISD-300A1
Description
IC USB 2.0 BRIDGE BULK 100LQFP
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.ISD-300A1.pdf
(67 pages)
Specifications of ISD-300A1
Applications
USB 2.0 to ATA/ATAPI Bridge
Interface
ATA, ATAPI
Voltage - Supply
3 V ~ 3.6 V
Package / Case
100-LQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1459
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISD-300A1
Manufacturer:
CYP
Quantity:
20 000
October 19, 2001
Limbo Mode
This mode of operation is provided to aid debug in manufacturing environments. The ISD-300A1 3-states
(high Z) all output pins during Limbo mode operation with the exception of the XO pin. The XO pin
output cell does not have 3-state control (always enabled), and thus must be disabled / disconnected by
other means.
Input NandTree Mode
This mode tests the connectivity of all inputs and outputs. While in the Input NandTree Mode of operation,
all bi-directional pins are wired as chain outputs. The results of the connectivity procedure will be seen on
all bi-directional pins. The list below shows the connectivity order of the Input NandTree chain (beginning
to end).
Chain inputs:
BUS_PWR_VALID,
VBUS_POWERED,
DRV_PWR_VALID,
DISK_READY,
SYS_IRQ,
DMARQ,
IORDY,
NCART_DET,
NEJECT,
NRESET,
I_MODE,
ATA_EN
Chain outputs:
GPIO{9:0], DD[15:0], SDA
Bi-di NandTree Mode
This mode test the connectivity of all bi-directional inputs. While in the Bi-di NandTree Mode of
operation, all bi-directional pins are wired as inputs and become part of the NandTree chain. The results of
the connectivity procedure will be seen on all output only pins. The list below shows the connectivity order
of the Bi-di NandTree chain (beginning to end).
Chain inputs:
GPIO[0:9],
DD[15], DD[0], DD[14], DD[1], DD[13], DD[2], DD[12], DD[3], DD[11], DD[4], DD[10], DD[5], DD[9], DD[6], DD[8], DD[7],
Chain outputs:
NLED[1:0], NPWR500, NATA_RESET, NDIOW, NDIOR, NDMACK, ATA_PU_EN, ATA_PD_EN, NCS[1:0], DA[2:0],
NLOWPWR, SCL
Pin connectivity in both NandTree modes can be tested with the following procedure:
1.
2.
3.
4.
Set all inputs on the chain to ‘1’. Outputs will be ‘1’.
Set first input to ‘0’. Outputs will toggle
Set first input back to ‘1’. Outputs will toggle.
Set '0' on the NandTree chain inputs from second input to the end of the chain (in order). The outputs will toggle with each input
toggle, testing pad / IO cell connectivity.
Note: GPIO[0] first, GPIO[9] last
44
ISD-300A1