AD9995KCP Analog Devices Inc, AD9995KCP Datasheet - Page 15

IC CCD SIGNAL PROCESSOR 56-LFCSP

AD9995KCP

Manufacturer Part Number
AD9995KCP
Description
IC CCD SIGNAL PROCESSOR 56-LFCSP
Manufacturer
Analog Devices Inc
Type
CCD Signal Processor, 12-Bitr
Datasheet

Specifications of AD9995KCP

Rohs Status
RoHS non-compliant
Input Type
Logic
Output Type
Logic
Interface
3-Wire Serial
Current - Supply
30mA
Mounting Type
Surface Mount
Package / Case
56-LFCSP
Analog Front End Type
CCD
Analog Front End Category
Video
Interface Type
Serial (3-Wire)
Input Voltage Range
0.5V
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (typ)
3V
Operating Supply Voltage (max)
3.6V
Resolution
12b
Number Of Adc's
1
Power Supply Type
Analog/Digital
Operating Temp Range
-20C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
56
Package Type
LFCSP EP
Number Of Channels
1
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9995KCP
Manufacturer:
ADI
Quantity:
148
Part Number:
AD9995KCPZ
Manufacturer:
ADI
Quantity:
24
Part Number:
AD9995KCPZRL7
Manufacturer:
SANYO
Quantity:
1 170
HORIZONTAL TIMING SEQUENCE EXAMPLE
Figure 13 shows an example CCD layout. The horizontal register
contains 28 dummy pixels, which will occur on each line clocked
from the CCD. In the vertical direction, there are 10 optical
black (OB) lines at the front of the readout and two at the back
of the readout. The horizontal direction has four OB pixels in the
front and 48 in the back.
Figure 14 shows the basic sequence layout to be used during the
effective pixel readout. The 48 OB pixels at the end of each line
are used for the CLPOB signals. PBLK is optional and is often
used to blank the digital outputs during the noneffective CCD
pixels. HBLK is used during the vertical shift interval.
REV. 0
CLPOB
CCDIN
H1/H3
HBLK
PBLK
H2/H
SHP
SHD
HD
OPTICAL BLACK
VERTICAL SHIFT
28 DUMMY PIXELS
4 OB PIXELS
V
Figure 14. Horizontal Sequence Example
Figure 13. Example CCD Configuration
DUMMY
EFFECTIVE IMAGE AREA
HORIZONTAL CCD REGISTER
OB
H
–15–
EFFECTIVE PIXELS
The HBLK, CLPOB, and PBLK parameters are programmed in
the V-sequence registers.
More elaborate clamping schemes may be used, such as adding
in a separate sequence to clamp during the entire shield OB lines.
This requires configuring a separate V-sequence for reading out
the OB lines.
48 OB PIXELS
10 VERTICAL OB LINES
2 VERTICAL OB LINES
OPTICAL BLACK
AD9995
VERT SHIFT

Related parts for AD9995KCP