LH79525N0Q100A1 NXP Semiconductors, LH79525N0Q100A1 Datasheet - Page 27
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
LH79525N0Q100A1
Manufacturer Part Number
LH79525N0Q100A1
Description
Microcontrollers (MCU) LCD USB ETH'NET MMU
Manufacturer
NXP Semiconductors
Datasheet
1.LH79525N0Q100A1.pdf
(64 pages)
Specifications of LH79525N0Q100A1
Data Bus Width
32 bit
Program Memory Type
ROMLess
Data Ram Size
16 KB
Interface Type
I2C, I2S, IrDA, SSP, UART, USB
Maximum Clock Frequency
76.205 MHz
Number Of Programmable I/os
86
Number Of Timers
3
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
LQFP
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 10 Channel
Lead Free Status / Rohs Status
Details
Other names
LH79525N0Q100A1;55
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LH79525N0Q100A1
Manufacturer:
FREESCALE
Quantity:
101
Company:
Part Number:
LH79525N0Q100A1,55
Manufacturer:
NXP Semiconductors
Quantity:
10 000
System-on-Chip
ADC and Brownout Detector
Analog-to-Digital Converter with integrated Touch
Screen Controller (TSC). The complete touch screen
interface is achieved by combining the front-end bias-
ing, control circuitry with analog-to-digital conversion,
reference generation, and digital control.
correct operation with both 4- and 5-wire touch panels.
A 16-entry × 16-bit wide FIFO holds a 10-bit ADC
output and a 4-bit tag number.
tive coating on the coversheet against the coating
on the glass, making electrical contact. The voltages
produced are the analog representation of the position
touched. The voltage level of the coversheet is
converted continuously by the ADC and monitored by
the system.
• 10-bit fully differential Successive Approximation
• A 10-channel multiplexer that routes user-selected
• A 16-entry × 16-bit wide FIFO that holds the 10-bit
Recommended Operating Conditions
NOTES:
1. Linear Regulator disabled.
2. With PLL enabled. Without PLL, minimum frequency is 0 MHz.
3. Choose 11.2896 MHz to ensure proper operation of the I
4. Core Voltage should never exceed I/O Voltage after initial power
Preliminary data sheet
DC Core Supply Voltage (VDDC)
DC I/O Supply Voltage (VDD)
DC Analog Supply Voltage (VDDA0)
DC Analog Supply Voltage (VDDA1)
DC Analog Supply Voltage (VDDA2)
Clock Frequency
Crystal Frequency
Operating Temperature (Industrial)
Register (SAR) with integrated sample/hold
inputs to the ADC in single-ended and differential
modes
ADC output
The ADC block consists of an 10-channel, 10-bit
The ADC has a bias-and-control network that allows
When the screen is touched, it pushes the conduc-
Other features include:
Some peripherals may not operate at minimum frequency.
and UART peripherals.
up. See “Power Supply Sequencing” on page 28.
PARAMETER
MINIMUM
3.27 MHz
10.0 MHz
-40°C
1.7 V
3.0 V
3.0 V
1.7 V
1.7 V
NXP Semiconductors
Rev. 01 — 16 July 2007
2
S, USB,
11.2896 MHz
TYPICAL
1.8 V
3.3 V
3.3 V
1.8 V
1.8 V
25°C
• Front bias-and-control network for touch screen
• Touch-pressure sensing circuits
• Pen-down sensing circuit and interrupt generator
• Independent voltage reference generator
• Conversion automation function to minimize
• Brownout Detector
• Battery Control Signal.
ELECTRICAL SPECIFICATIONS
Absolute Maximum Ratings
NOTE: These stress ratings are only for transient conditions. Oper-
DC Core Supply Voltage
DC I/O Supply Voltage
DC Analog Supply
Voltage for ADC
Storage Temperature
interface and support functions, which are compati-
ble with industry-standard 4- and 5-wire touch-sensi-
tive panels
interrupt overhead
PARAMETER
ation at or beyond absolute maximum rating conditions may
affect reliability and cause permanent damage to the device.
76.205 MHz
MAXIMUM
20.0 MHz
+85°C
1.9 V
3.6 V
3.6 V
1.9 V
1.9 V
NOTES
SYMBOL
VDDA0
VDDA1
VDDA2
VDDC
TSTG
1, 4
VDD
4
2
3
LH79524/LH79525
-55 to +125
-0.3 to 2.4
-0.3 to 4.6
-0.3 to 4.6
-0.3 to 2.4
-0.3 to 2.4
RATING
UNIT
°C
V
V
V
V
V
27