MC145574AAC Freescale Semiconductor, MC145574AAC Datasheet - Page 95

• Manufacturer Part Number: MC145574AAC
• Description: IC TRANSCEIVER ISDN 32-LQFP
• Manufacturer: Freescale Semiconductor
• Type: Transceiverr

Specifications of MC145574AAC

• Voltage - Supply: 4.75 V ~ 5.25 V
• Mounting Type: Surface Mount
• Package / Case: 32-LQFP
• Number Of Line Interfaces: 1
• Control Interface: HDLC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Drivers/receivers: -
• Protocol: -
• Lead Free Status / Rohs Status: Compliant

Freescale Semiconductor, Inc.
10.9
OR7
(7)
(6)
(5)
(4)
(3)
(2)
(1)
(0)
OR7
Disable
Enable
Enable
Dual Frame
Long
8/10 Bit
TSEN B1/B2
TSEN
Enable,
3 V
S/G Bit
TCLK
Syncs
Frame
Select
D Channel
BCL Enable
Regulator
Enable
OR7(7) — Control Register, Disable 3 V Regulator
This bit can be used to disable the supply regulator and allow three volts to be driven from an external
supply. This bit is reset to a logic 0 by RESET and software reset.
OR7(6) — Enable S/G Bit
This bit can be enabled only in GCI 1.536 MHz clock mode. This bit provides the availability of the
D channel on the S/T loop. 1 = Stop (no availability of the D channel), and 0 = Go (availability of the
D channel). Refer to Section 11.2.5.
OR7(5) — Control Register, Enable TCLK
This is available in TE IDL2 slave mode to enable TCLK instead of TFSC. Both TFSC and TCLK
are synchronized to the received S/T frames and can be used as a source of network synchronization
for the slave device. Refer to the section on slave–slave mode for further details.
OR7(4) — Control Register, Dual Frame Syncs
This bit controls whether the IDL2 operates with one– or two–frame syncs. When set to a logic 0,
the device operates with one–frame sync, and the FSC is the sync for both the Tx and Rx directions.
When this bit is set to a logic 1, the FST pin is activated to be the Tx frame sync, and the FSC pin
becomes the FSR (Rx frame sync). These pins will be either an input or an output depending on whether
the IDL2 is a master or a slave. This bit is only functional in IDL2 mode. If dual frame syncs are enabled,
then TSEN cannot be enabled.
OR7(3) — Control Register, Long Frame
This bit controls whether the FSC operates in long or short frame mode, while operating as an IDL2
master. If this bit is set to a 1, then the IDL2 is in long frame mode. As an IDL2 slave, the MC145574
determines the mode, based on the length of the FS. The length of the long frame is eight bit clocks,
regardless of whether 8– or 10–bit format is selected. The long frame sync cannot be used in conjunc-
tion with timeslot assignment.
OR7(2) — Control Register, 8/10 Bit Select
When the device is initialized, this bit is a logic 0. When set to a logic 0, the IDL2 will use the 10–bit
format. When set to a logic 1, the IDL2 will use the 8–bit format. When IDL2 timeslot assigner mode
is enabled, the 8–bit mode is set and this bit has no effect.
OR7(1) — Control Register, TSEN B1/B2 Enable (IDL2), BCL Enable (GCI)
After any reset, this bit is a 0. This bit controls the operation of the TSEN/BCL pin.
IDL2: TSEN B1/B2 Enable. When this bit is set to a 1, the TSEN pin function is enabled during the
B1 and B2 bit times. The signal goes low when B1 or B2 data is present on D out . This signal can
be used to control a bus or backplane driver. Dual frame syncs cannot be enabled when this bit is
set to a 1.
GCI: BCL Enable. When this bit is set to a 1, the BCL pin function (the 1/2 DCL clock rate signal)
is enabled. Dual frame syncs cannot be enabled when this bit is set to a 1.
OR7(0) — Control Register, TSEN D Channel Enable
When the device is initialized, this bit is logic 0. When set to a logic 1, the TSEN signal goes low
when D channel data is being output on D out . This bit is only functional in IDL2 mode. If TSEN is
For More Information On This Product,
MOTOROLA
MC145574
10–5
Go to: www.freescale.com