STM32W108HBU61TR STMicroelectronics, STM32W108HBU61TR Datasheet - Page 173

• Manufacturer Part Number: STM32W108HBU61TR
• Description: 16/32-BITS MICROS
• Manufacturer: STMicroelectronics
• Series: STM32r

Specifications of STM32W108HBU61TR

• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Applications: IEEE 802.15.4 Wireless
• Processing Unit: Microprocessor
• Operating Supply Voltage (min): 1.18V
• Operating Supply Voltage (typ): 1.25V
• Operating Supply Voltage (max): 1.32V
• Package Type: VFQFPN EP
• Pin Count: 40
• Mounting: Surface Mount
• Rad Hardened: No
• Core Processor: ARM® Cortex-M3™
• Program Memory Type: FLASH (128 kB)
• Controller Series: STM32W
• Ram Size: 8K x 8
• Interface: I²C, SPI, UART/USART
• Number Of I /o: 18
• Voltage - Supply: 1.18 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 40-VFQFN Exposed Pad
• Lead Free Status / Rohs Status: Compliant

STM32W108CB, STM32W108HB
12.1.2
12.2
Faults
Four of the exceptions in the NVIC are faults: Hard Fault, Memory Fault, Bus Fault, and
Usage Fault. Of these four, three of the faults (Hard Fault, Memory Fault, and Usage Fault)
are all standard ARM® Cortex-M3 exceptions.
The Bus Fault, though, is derived from STM32W108-specific sources. The Bus Fault
sources are recorded in the SCS_AFSR register. Note that it is possible for one access to
set multiple SCS_AFSR bits. Also note that MPU configurations could prevent most of these
bus fault accesses from occurring, with the advantage that illegal writes are made precise
faults. The four bus faults are:
●
●
●
●
Event manager
While the standard ARM® Cortex-M3 Nested Vectored Interrupt Controller provides top-
level interrupts into the CPU, the Event Manager provides second-level interrupts. The
Event Manager takes a large variety of hardware interrupt sources from the peripherals and
merges them into a smaller group of interrupts in the NVIC. Effectively, all second-level
interrupts from a peripheral are "ORed" together into a single interrupt in the NVIC. In
addition, the Event Manager provides missed indicators for the top-level peripheral
interrupts with the register INT_MISS.
WRONGSIZE - Generated by an 8-bit or 16-bit read or write of an APB peripheral
register. This fault can also result from an unaligned 32-bit access.
PROTECTED - Generated by a user mode (unprivileged) write to a system APB or
AHB peripheral or protected RAM.
RESERVED - Generated by a read or write to an address within an APB peripheral's
4-Kbyte block range, but the address is above the last physical register in that block
range. Also generated by a read or write to an address above the top of RAM or Flash
memory.
MISSED - Generated by a second SCS_AFSR fault. In practice, this bit is not seen
since a second fault also generates a hard fault, and the hard fault preempts the bus
fault.
Doc ID 16252 Rev 8
Interrupts
173/209