ICS1893YI-10LF IDT, Integrated Device Technology Inc, ICS1893YI-10LF Datasheet - Page 101

no-image

ICS1893YI-10LF

Manufacturer Part Number
ICS1893YI-10LF
Description
PHYCEIVER LOW PWR 3.3V 64-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
PHYceiver™r
Type
PHY Transceiverr
Datasheets

Specifications of ICS1893YI-10LF

Protocol
MII
Voltage - Supply
3.14 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Lead Free Status / Rohs Status
Compliant
Other names
1893YI-10LF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT
Quantity:
390
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT
Quantity:
20 000
Part Number:
ICS1893YI-10LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
7.14.1 Node/Repeater Configuration (bit 19.15)
7.14.2 Hardware/Software Priority Status (bit 19.14)
7.14.3 Remote Fault (bit 19.13)
7.14.4 ICS Reserved (bits 19.12:8)
ICS1893Y-10 Rev F 1/20/04
The Node/Repeater Configuration bit directly indicates the state of the NOD/REP input pin. When this bit is
logic:
There are two primary differences between Node mode and Repeater mode.
The Hardware/Software Priority Status bit directly indicates the state of the HW/SW pin. When this bit is
logic:
The ISO/IEC specification defines bit 5.13 as the Remote Fault bit, and bit 19.13 is functionally identical to
bit 5.13. The Remote Fault bit is set based on the Link Control Word received from the remote link partner.
When this bit is a logic:
See
Zero, the NOD/REP input pin is pulled down, which instructs the operation code to operate in Node
mode.
One, the NOD/REP input pin is pulled up, which instructs the ICS1893Y-10 to operate in Repeater mode.
In Node mode:
In Repeater mode:
Zero, the hardware pins have priority over the (software) register bits for establishing the ICS1893Y-10
configuration.
One, the (software) register bits have priority over the hardware pins for establishing the ICS1893Y-10
configuration.
Zero, it indicates the remote link partner does not detect a Link Fault.
One, it indicates to an STA that the remote link partner detects a Link Fault.
– The SQE Test default setting is enabled.
– The Carrier Sense signal (CRS) is asserted in response to either transmit or receive activity.
– The SQE Test default setting is disabled.
– The Carrier Sense signal (CRS) is asserted in response only to receive activity.
ICS1893Y-10 - Release
Section 7.11.2, “ICS Reserved (bits
Copyright © 2004, Integrated Circuit Systems, Inc.
16.14:11)”, the text for which also applies here.
All rights reserved.
101
Chapter 7 Management Register Set
January, 2004

Related parts for ICS1893YI-10LF