AD5933YRSZ Analog Devices Inc, AD5933YRSZ Datasheet - Page 15

• Manufacturer Part Number: AD5933YRSZ
• Description: IC NTWK ANALYZER 12B 1MSP 16SSOP
• Manufacturer: Analog Devices Inc

Specifications of AD5933YRSZ

• Resolution (bits): 12 b
• Master Fclk: 16.776MHz
• Voltage - Supply: 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 16-SSOP
• Supply Voltage Range: 2.7V To 5.5V
• Operating Temperature Range: -40°C To +125°C
• Digital Ic Case Style: SSOP
• No. Of Pins: 16
• Frequency Max: 0.1MHz
• Termination Type: SMD
• Pin Count: 16
• Screening Level: Automotive
• Package Type: SSOP
• Filter Terminals: SMD
• Rohs Compliant: Yes
• Communication Function: Network Analyzer
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-AD5933EBZ - BOARD EVALUATION FOR AD5933
• Tuning Word Width (bits): -
• Lead Free Status / Rohs Status: Compliant
• Other names: AD5933BRSZ; Q2204656A

FREQUENCY SWEEP COMMAND SEQUENCE
The following sequence must be followed to implement a
frequency sweep:
1.
2.
3.
The DDS output signal is passed through a programmable gain
stage to generate the four ranges of peak-to-peak output excitation
signals listed in Table 5. The peak-to-peak output excitation volt-
age is selected by setting Bit D10 and Bit D9 in the control register
(see the Control Register (Register Address 0X80, Register
Address 0X81) section) and is made available at the VOUT pin.
Enter standby mode. Prior to issuing a start frequency sweep
command, the device must be placed in a standby mode by
issuing an enter standby mode command to the control
register (Register Address 0x80 and Register Address 0x81).
In this mode, the VOUT and VIN pins are connected
internally to ground so there is no dc bias across the external
impedance or between the impedance and ground.
Enter initialize mode. In general, high Q complex circuits
require a long time to reach steady state. To facilitate the
measurement of such impedances, this mode allows the user
full control of the settling time requirement before entering
start frequency sweep mode where the impedance
measurement takes place.
An initialize with a start frequency command to the control
register enters initialize mode. In this mode the impedance
is excited with the programmed start frequency, but no meas-
urement takes place. The user times out the required settling
time before issuing a start frequency sweep command to the
control register to enter the start frequency sweep mode.
Enter start frequency sweep mode. The user enters this mode
by issuing a start frequency sweep command to the control
register. In this mode, the ADC starts measuring after the
programmed number of settling time cycles has elapsed. The
user can program an integer number of output frequency
cycles (settling time cycles) to Register Address 0x8A and
Register Address 0x8B before beginning the measurement
at each frequency point (see Figure 34).
Rev. C | Page 15 of 44
RECEIVE STAGE
The receive stage comprises a current-to-voltage amplifier,
followed by a programmable gain amplifier (PGA), antialiasing
filter, and ADC. The receive stage schematic is shown in
Figure 20. The unknown impedance is connected between the
VOUT and VIN pins. The first stage current-to-voltage amplifier
configuration means that a voltage present at the VIN pin is a
virtual ground with a dc value set at VDD/2. The signal current
that is developed across the unknown impedance flows into the
VIN pin and develops a voltage signal at the output of the current-
to-voltage converter. The gain of the current-to voltage amplifier
is determined by a user-selectable feedback resistor connected
between Pin 4 (RFB) and Pin 5 (VIN). It is important for the user
to choose a feedback resistance value that, in conjunction with the
selected gain of the PGA stage, maintains the signal within the
linear range of the ADC (0 V to VDD).
The PGA allows the user to gain the output of the current-to-
voltage amplifier by a factor of 5 or 1, depending upon the status
of Bit D8 in the control register (see the Register Map section,
Register Address 0x80). The signal is then low-pass filtered and
presented to the input of the 12-bit, 1 MSPS ADC.
The digital data from the ADC is passed directly to the DSP core
of the AD5933, which performs a DFT on the sampled data.
DFT OPERATION
A DFT is calculated for each frequency point in the sweep. The
AD5933 DFT algorithm is represented by
where:
X(f) is the power in the signal at the Frequency Point f.
x(n) is the ADC output.
cos(n) and sin(n) are the sampled test vectors provided by the
DDS core at the Frequency Point f.
The multiplication is accumulated over 1024 samples for each
frequency point. The result is stored in two, 16-bit registers
representing the real and imaginary components of the result.
The data is stored in twos complement format.
VIN
X
VDD/2
(
f
)
=
1023
n
∑
R
=
0
(
x
C
(
n
RFB
)(cos(
Figure 20. Receive Stage
n
)
R
−
j
sin(
n
)))
5 × R
R
LPF
AD5933
ADC