ISP1161ABD ST-Ericsson Inc, ISP1161ABD Datasheet - Page 54

no-image

ISP1161ABD

Manufacturer Part Number
ISP1161ABD
Description
IC USB HOST/DEVICE CTRLR 64-LQFP
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1161ABD

Controller Type
USB 2.0 Controller
Interface
Parallel
Voltage - Supply
3.3V, 5V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-1165
ISP1161ABD,157

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1161ABD
Manufacturer:
ROHM
Quantity:
2 747
Part Number:
ISP1161ABD
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1161ABD
Manufacturer:
PHI
Quantity:
1 000
Part Number:
ISP1161ABD
Manufacturer:
NXP
Quantity:
8 000
Part Number:
ISP1161ABD
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
ISP1161ABD-S
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1161ABD-T
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Philips Semiconductors
Table 22:
9397 750 13962
Product data
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
HcFmRemaining register: bit allocation
FRT
31
23
15
R
R
R
R
0
0
0
7
0
10.2.2 HcFmRemaining register (R: 0EH)
10.2.3 HcFmNumber register (R: 0FH)
reserved
The HcFmRemaining register is a 14-bit down counter showing the bit time remaining
in the current frame.
Code (Hex): 0E — read
Table 23:
The HcFmNumber register is a 16-bit counter. It provides a timing reference for
events happening in the HC and the HCD. The HCD may use the 16-bit value
specified in this register and generate a 32-bit frame number without requiring
frequent access to the register.
Code (Hex): 0F — read
Bit
31
30 to 14
13 to 0
30
22
14
R
R
R
R
0
0
0
6
0
HcFmRemaining register: bit description
Symbol
FRT
-
FR[13:0]
29
21
13
R
R
R
R
0
0
0
5
0
Rev. 03 — 23 December 2004
Description
FrameRemainingToggle: This bit is loaded from the
FrameIntervalToggle field of the HcFmInterval register whenever
FrameRemaining reaches 0. This bit is used by the HCD for
synchronization between FrameInterval and FrameRemaining.
reserved
FrameRemaining: This counter is decremented at each bit time.
When it reaches zero, it is reset by loading the FrameInterval value
specified in the HcFmInterval register at the next bit time boundary.
When entering the USBOperational state, the HC reloads it with
the content of the FrameInterval part of the HcFmInterval register
and uses the updated value from the next SOF.
Full-speed USB single-chip host and device controller
28
20
12
R
R
R
R
0
0
0
4
0
reserved
FR[7:0]
reserved
27
19
11
R
R
R
R
0
0
0
3
0
FR[13:8]
26
18
10
R
R
R
R
0
0
0
2
0
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
ISP1161A
25
17
R
R
R
R
0
0
9
0
1
0
53 of 134
24
16
R
R
R
R
0
0
8
0
0
0

Related parts for ISP1161ABD