DS21Q43AT Maxim Integrated Products, DS21Q43AT Datasheet - Page 30

IC FRAMER E1 QUAD 5V IND 128TQFP

DS21Q43AT

Manufacturer Part Number
DS21Q43AT
Description
IC FRAMER E1 QUAD 5V IND 128TQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21Q43AT

Controller Type
E1 Framer
Interface
Parallel/Serial
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
32mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
128-TQFP, 128-VQFP
Dc
0319
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21Q43AT
Quantity:
6
Part Number:
DS21Q43AT
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q43AT
Manufacturer:
DALLAS
Quantity:
1 000
Part Number:
DS21Q43AT
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
DS21Q43AT
Quantity:
290
Part Number:
DS21Q43AT+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q43AT+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21Q43ATN
Manufacturer:
DALLAS
Quantity:
20 000
5.3 E-Bit Counter
E-bit Count Register 1 (EBCR1) is the most significant word and EBCR2 is the least significant word of
a 10-bit counter that records Far End Block Errors (FEBE) as reported in the 1
on E1 lines running with CRC4 multiframe. These count registers will increment once each time the
received E-bit is set to 0. Since the maximum E-bit count in a 1-second period is 1000, this counter
cannot saturate. The counter is disabled during loss of sync at either the FAS or CRC4 level; it will
continue to count if loss of multiframe sync occurs at the CAS level.
EBCR1: E-BIT COUNT REGISTER 1 (Address=04 Hex)
EBCR2: E-BIT COUNT REGISTER 2 (Address=05 Hex)
NOTE:
1. The upper 6 bits of EBCR1 at address 04 are the least significant bits of the 12-bit FAS error counter.
5.4 FAS Error Counter
FAS Count Register 1 (FASCR1) is the most significant word and FASCR2 is the least significant word
of a 12-bit counter that records word errors in the Frame Alignment Signal in timeslot 0. This counter is
disabled during loss of frame synchronization conditions; it is not disabled during loss of synchronization
at either the CAS or CRC4 multiframe level. Since the maximum FAS word error count in a 1-second
period is 4000, this counter cannot saturate.
FASCR1: FAS BIT COUNT REGISTER 1 (Address=02 Hex)
FASCR2: FAS BIT COUNT REGISTER 2 (Address=04 Hex)
NOTES:
1. The lower 2 bits of FASCR1 at address 02 are the most significant bits of the 10-bit CRC4 error
2. The lower 2 bits of FASCR2 at address 04 are the most significant bits of the 10-bit E-Bit counter.
(MSB)
(MSB)
(note 1)
FAS11
FAS5
EB7
counter.
SYMBOL
SYMBOL
FAS11
FAS0
EB9
EB0
(note 1)
FAS10
FAS4
EB6
POSITION
POSITION
FASCR1.7
FASCR2.2
EBCR1.1
EBCR2.0
(note 1)
FAS9
FAS3
EB5
(note 1)
FAS8
FAS2
EB4
NAME AND DESCRIPTION
MSB of the 10-bit E-Bit count.
LSB of the 10-bit E-Bit count.
NAME AND DESCRIPTION
MSB of the 12-bit FAS error count.
LSB of the 12-bit FAS error count.
30 of 60
(note 1)
FAS7
FAS1
EB3
(note 1)
FAS6
FAS0
EB2
(note 2)
(note 1)
EB9
EB1
st
bit of frames 13 and 15
(note 2)
(note 1)
EB8
EB0
(LSB)
(LSB)
FASCR1
FASCR2
EBCR1
EBCR2
DS21Q43A

Related parts for DS21Q43AT