DS21Q43AT Maxim Integrated Products, DS21Q43AT Datasheet - Page 16

IC FRAMER E1 QUAD 5V IND 128TQFP

DS21Q43AT

Manufacturer Part Number
DS21Q43AT
Description
IC FRAMER E1 QUAD 5V IND 128TQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21Q43AT

Controller Type
E1 Framer
Interface
Parallel/Serial
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
32mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
128-TQFP, 128-VQFP
Dc
0319
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21Q43AT
Quantity:
6
Part Number:
DS21Q43AT
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q43AT
Manufacturer:
DALLAS
Quantity:
1 000
Part Number:
DS21Q43AT
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
DS21Q43AT
Quantity:
290
Part Number:
DS21Q43AT+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q43AT+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21Q43ATN
Manufacturer:
DALLAS
Quantity:
20 000
SYNC/RESYNC CRITERIA Table 3-1
RCR2: RECEIVE CONTROL REGISTER 2 (Address=11 Hex)
FRAME OR MULTI-
(MSB)
FRAME LEVEL
Sa8S
SYMBOL
CRC4
CAS
FAS
RBCS
RESE
Sa8S
Sa7S
Sa6S
Sa5S
Sa4S
-
Sa7S
POSITION
RCR2.7
RCR2.6
RCR2.5
RCR2.4
RCR2.3
RCR2.2
RCR2.1
RCR2.0
FAS present in frame N
and N+2, and FAS not
present in frame N + 1
Two valid MF
alignment words found
within 8 ms
Valid MF alignment
word found and
previous timeslot 16
contains code other
than all 0s
SYNC CRITERIA
Sa6S
NAME AND DESCRIPTION
Sa8 Bit Select. Set to 1 to report the Sa8 bit at the RLINK pin;
set to 0 to not report the Sa8 bit.
Sa7 Bit Select. Set to 1 to report the Sa7 bit at the RLINK pin;
set to 0 to not report the Sa7 bit.
Sa6 Bit Select. Set to 1 to report the Sa6 bit at the RLINK pin;
set to 0 to not report the Sa6 bit.
Sa5 Bit Select. Set to 1 to report the Sa5 bit at the RLINK pin;
set to 0 to not report the Sa5 bit.
Sa4 Bit Select. Set to 1 to report the Sa4 bit at the RLINK pin;
set to 0 to not report the Sa4 bit.
Receive Side Backplane Clock Select.
0=if RSYSCLK is 1.544 MHz
1=if RSYSCLK is 2.048 MHz
Receive Side Elastic Store Enable.
0=elastic store is bypassed
1=elastic store is enabled
Not Assigned. Should be set to 0 when written.
Sa5S
16 of 60
Three consecutive
incorrect FAS received
Alternate (RCR1.2=1)
the above criteria is
met or three
consecutive incorrect
bit 2 of non-FAS
received
915 or more CRC4
code words out of 1000
received in error
Two consecutive MF
alignment words
received in error
RESYNC CRITERIA
Sa4S
RBCS
RESE
4.2 and 4.3.2
ITU SPEC.
G.706
G.706
G.732
4.1.1
4.1.2
5.2
DS21Q43A
(LSB)
-

Related parts for DS21Q43AT