UDA1355H/N2,557 NXP Semiconductors, UDA1355H/N2,557 Datasheet - Page 43

no-image

UDA1355H/N2,557

Manufacturer Part Number
UDA1355H/N2,557
Description
IC CODEC STER/SUDIO SPDIF 44QFP
Manufacturer
NXP Semiconductors
Type
Stereo Audior
Datasheet

Specifications of UDA1355H/N2,557

Data Interface
I²C, Serial
Resolution (bits)
24 b
Number Of Adcs / Dacs
2 / 2
Sigma Delta
No
S/n Ratio, Adcs / Dacs (db) Typ
97 / 98
Voltage - Supply, Analog
2.7 V ~ 5.5 V
Voltage - Supply, Digital
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
44-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935271552557

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UDA1355H/N2,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
Table 30 Description of register bits (address 01H)
Table 31 Register address 02H
Table 32 Description of register bits (address 02H)
2003 Apr 10
Symbol
Default
Symbol
Default
5 and 4 DIGOUT[1:0]
15 to 9 −
15 to 8 −
2 to 0
6 to 3
Stereo audio codec with SPDIF interface
BIT
BIT
BIT
BIT
8
7
6
3
7
MUTE_DAO
PON_DIGO
SFORO[2:0]
PON_DIGI
PON_DIGI
SYMBOL
SYMBOL
15
0
7
1
reserved
Digital mute setting. If this bit is logic 0, then the digital output is not muted; if this bit is
logic 1, then the digital output is muted.
Power control digital output. If this bit is logic 0, then the digital output is in Power-down
mode; if this bit is logic 1, then the digital output is in power-on mode. The registers have
their own clock, which means that there cannot be a dead-lock situation.
reserved
Input selector for digital output. Value to select the input signal for the digital output. The
default input will be chosen if in an application an invalid data signal is selected:
reserved
Digital output format. Value to set the digital output format:
reserved
Power control digital input. If this bit is logic 0, then the digital input is in Power-down
mode; if this bit is logic 1, then the digital input is in power-on mode. The registers have their
own clock, which means that there cannot be a dead-lock situation.
reserved
00 = ADC input
01 = digital input
10 = IEC 60958 input
11 = interpolator mixer output
000 = I
001 = LSB-justified; 16 bits
010 = LSB-justified; 18 bits
011 = LSB-justified; 20 bits
100 = LSB-justified; 24 bits
101 = MSB-justified
110 = not used; output is default value
111 = not used; output is default value
14
0
6
0
2
S-bus
13
0
0
5
12
0
4
0
43
DESCRIPTION
DESCRIPTION
11
0
3
0
SFORI2
10
0
2
0
SFORI1
Preliminary specification
9
0
1
0
UDA1355H
SFORI0
8
0
0
0

Related parts for UDA1355H/N2,557