IDT79RC32K438-300BBG IDT, Integrated Device Technology Inc, IDT79RC32K438-300BBG Datasheet - Page 11

• Manufacturer Part Number: IDT79RC32K438-300BBG
• Description: IC MPU 32BIT CORE 300MHZ 416-BGA
• Manufacturer: IDT, Integrated Device Technology Inc
• Series: Interprise™r

Specifications of IDT79RC32K438-300BBG

• Processor Type: MIPS32 32-Bit
• Speed: 300MHz
• Voltage: 1.3V
• Mounting Type: Surface Mount
• Package / Case: 416-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Other names: 79RC32K438-300BBG

IDT 79RC32438
MII1CRS
MII1RXCLK
MII1RXD[3:0]
MII1RXDV
MII1RXER
MII1TXCLK
MII1TXD[3:0]
MII1TXENP
MII1TXER
MIIMDC
MIIMDIO
JTAG / EJTAG
EJTAG_TMS
JTAG_TCK
JTAG_TDI
JTAG_TDO
JTAG_TMS
Signal
Type
I/O
O
O
O
O
O
I
I
I
I
I
I
I
I
I
I
Ethernet 1 MII Carrier Sense. This signal is asserted by the ethernet PHY
when either the transmit or receive medium is not idle.
Ethernet 1 MII Receive Clock. This clock is a continuous clock that provides a
timing reference for the reception of data.
Ethernet 1 MII Receive Data. This nibble wide data bus contains the data
received by the ethernet PHY.
Ethernet 1 MII Receive Data Valid. The assertion of this signal indicates that
valid receive data is in the MII receive data bus.
Ethernet 1 MII Receive Error. The assertion of this signal indicates that an
error was detected somewhere in the ethernet frame currently being sent in the
MII receive data bus.
Ethernet 1 MII Transmit Clock. This clock is a continuous clock that provides a
timing reference for the transfer of transmit data.
Ethernet 1 MII Transmit Data. This nibble wide data bus contains the data to
be transmitted.
Ethernet 1 MII Transmit Enable. The assertion of this signal indicates that data
is present on the MII for transmission.
Ethernet 1 MII Transmit Coding Error. When this signal is asserted together
with MIITXENP, the ethernet PHY will transmit symbols which are not valid data
or delimiters.
MII Management Data Clock. This signal is used as a timing reference for
transmission of data on the management interface.
MII Management Data. This bidirectional signal is used to transfer data
between the station management entity and the ethernet PHY.
EJTAG Mode. The value on this signal controls the test mode select of the
EJTAG Controller. When using the JTAG boundary scan, this pin should be left
disconnected (since there is an internal pull-up) or driven high.
JTAG Clock. This is an input test clock used to clock the shifting of data into or
out of the boundary scan logic, JTAG Controller, or the EJTAG Controller.
JTAG_TCK is independent of the system and the processor clock with a nomi-
nal 50% duty cycle.
JTAG Data Input. This is the serial data input to the boundary scan logic, JTAG
Controller, or the EJTAG Controller.
JTAG Data Output. This is the serial data shifted out from the boundary scan
logic, JTAG Controller, or the EJTAG Controller. When no data is being shifted
out, this signal is tri-stated.
JTAG Mode. The value on this signal controls the test mode select of the
boundary scan logic or JTAG Controller. When using the EJTAG debug inter-
face, this pin should be left disconnected (since there is an internal pull-up) or
driven high.
Table 1 Pin Description (Part 8 of 9)
11 of 59
Name/Description
May 25, 2004