IDT79RC32H434-300BCG IDT, Integrated Device Technology Inc, IDT79RC32H434-300BCG Datasheet - Page 31
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT79RC32H434-300BCG
Manufacturer Part Number
IDT79RC32H434-300BCG
Description
IC MPU 32BIT CORE 300MHZ 256-BGA
Manufacturer
IDT, Integrated Device Technology Inc
Series
Interprise™r
Datasheet
1.IDT79RC32H434-266BC.pdf
(53 pages)
Specifications of IDT79RC32H434-300BCG
Processor Type
MIPS32 32-Bit
Speed
300MHz
Voltage
1.2V
Mounting Type
Surface Mount
Package / Case
256-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
79RC32H434-300BCG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT79RC32H434-300BCG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT79RC32H434-300BCGI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
SPI
SCK
SDI
SDO
SCK, SDI,
SDO
IDT RC32434
1.
Signal
In SPI mode, the SCK period and sampling edge are programmable. In PCI mode, the SCK period is fixed and the sampling edge is rising.
1
Thigh_15a,
Symbol
Tlow_15a
Tper_15a
Thld_15b
Tpw_15e
Tsu_15b
Tdo_15c
SDO
SDO
SCK
SCK
SDI
SDI
Reference
SCK rising or
SCK rising or
Tper_15a
Tper_15a
Edge
Control bits CPOL = 0, CPHA = 0 in the SPI Control Register, SPC.
falling
falling
None
None
MSB
MSB
Control bits CPOL = 0, CPHA = 1 in the SPI Control Register, SPC.
Figure 16 SPI AC Timing Waveform — Clock Polarity 0, Clock Phase 0
Figure 17 SPI AC Timing Waveform — Clock Polarity 0, Clock Phase 1
2(ICLK)
MSB
MSB
Min
100
40
60
60
266MHz
0
bit 6
bit 6
Tdo_15c
bit 6
166667
83353
bit 6
Max
—
—
60
—
Table 13 SPI AC Timing Characteristics
Tsu_15b
bit 5
bit 5
2(ICLK)
bit 5
bit 5
Min
100
40
60
60
300MHz
0
Thigh_15a
Thigh_15a
Tdo_15c
bit 4
bit 4
31 of 53
166667
83353
Max
bit 4
60
—
—
—
bit 4
Tsu_15b
bit 3
bit 3
Tlow_15a
Tlow_15a
2(ICLK)
Thld_15b
Min
100
bit 3
40
60
60
bit 3
350MHz
0
bit 2
bit 2
166667
83353
Max
60
bit 2
—
—
—
bit 2
Thld_15b
bit 1
bit 1
2(ICLK)
Min
100
40
60
60
400MHz
bit 1
0
bit 1
LSB
LSB
166667
83353
Max
60
—
—
—
LSB
LSB
Unit
ns
ns
ns
ns
ns
ns
Condi-
tions
Bit I/O
SPI
SPI
SPI
SPI
SPI
January 19, 2006
See Figures
16, 17, and 18.
See Figures
16, 17, and 18.
Reference
Diagram
Timing