IDT79RC32H434-300BCG IDT, Integrated Device Technology Inc, IDT79RC32H434-300BCG Datasheet - Page 17
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT79RC32H434-300BCG
Manufacturer Part Number
IDT79RC32H434-300BCG
Description
IC MPU 32BIT CORE 300MHZ 256-BGA
Manufacturer
IDT, Integrated Device Technology Inc
Series
Interprise™r
Datasheet
1.IDT79RC32H434-266BC.pdf
(53 pages)
Specifications of IDT79RC32H434-300BCG
Processor Type
MIPS32 32-Bit
Speed
300MHz
Voltage
1.2V
Mounting Type
Surface Mount
Package / Case
256-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
79RC32H434-300BCG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT79RC32H434-300BCG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT79RC32H434-300BCGI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
AC Timing Characteristics
AC Timing Characteristics
AC Timing Characteristics
AC Timing Characteristics
Reset
COLDRSTN
RSTN
RSTN
MADDR[15:0]
(boot vector)
IDT RC32434
(Values given below are based on systems running at recommended operating temperatures and supply voltages, shown in Tables 15 and 16.)
1.
2.
3.
Signal
The COLDRSTN minimum pulse width is the oscillator stabilization time (OSC) with V
The values for this symbol were determined by calculation, not by testing.
RSTN is a bidirectional signal. It is treated as an asynchronous input.
3
3
(input)
(output)
1
Symbol
Tpw_6a
Tpw_6b
Trise_6a
Tdz_6d
Tdz_6d
Tzd_6d
Tdo_6c
2
2
2
2
2
Reference
RSTN falling
COLDRSTN
COLDRSTN
RSTN rising
Edge
falling
falling
none
none
none
2(CLK)
2(CLK)
OSC
Min
266MHz
—
—
—
—
Table 6 Reset and System AC Timing Characteristics
5(CLK)
Max
15.0
30.0
5.0
—
—
—
2(CLK)
2(CLK)
OSC
Min
300MHz
—
—
—
—
17 of 53
5(CLK)
Max
15.0
30.0
5.0
—
—
—
cc
stable.
2(CLK)
2(CLK)
OSC
Min
350MHz
—
—
—
—
5(CLK)
Max
15.0
30.0
5.0
—
—
—
2(CLK)
2(CLK)
OSC
Min
400MHz
—
—
—
—
5(CLK)
Max
15.0
30.0
5.0
—
—
—
Unit
ms
ns
ns
ns
ns
ns
ns
Cold reset
Cold reset
Warm reset
Cold reset
Cold reset
Warm reset
Warm reset
Condi-
tions
January 19, 2006
See Figures 4
and 5.
Reference
Diagram
Timing