PNX1502E/G,557 NXP Semiconductors, PNX1502E/G,557 Datasheet - Page 15

• Manufacturer Part Number: PNX1502E/G,557
• Description: IC MEDIA PROC 300MHZ 456-BGA
• Manufacturer: NXP Semiconductors

Specifications of PNX1502E/G,557

• Applications: Multimedia
• Core Processor: TriMedia
• Controller Series: Nexperia
• Interface: I²C, 2-Wire Serial
• Number Of I /o: 61
• Voltage - Supply: 1.23 V ~ 1.37 V
• Operating Temperature: 0°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 456-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Program Memory Type: -
• Ram Size: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 568-1298; 935277748557; PNX1502E/G

NXP Semiconductors
Volume 1 of 1
Chapter 6: Boot Module
Figure 1:
Figure 2:
Chapter 7: PCI-XIO Module
Figure 1:
Figure 2:
Figure 3:
Figure 4:
Figure 5:
Figure 6:
Figure 7:
Figure 8:
Chapter 8: General Purpose Input Output Pins
Figure 1:
Figure 2:
Figure 3:
Figure 4:
Figure 5:
Figure 6:
Chapter 9: DDR Controller
Figure 1:
Figure 2:
Figure 3:
Figure 4:
Figure 5:
Figure 6:
Figure 7:
Figure 8:
Chapter 10: LCD Controller
Figure 1:
Figure 2:
Chapter 11: QVCP
Figure 1:
Figure 2:
Figure 3:
PNX15XX_PNX952X_SER_N_4
Product data sheet
Boot Block Diagram
System Memory Map and Block Diagram Con-
figuration for PNX15xx/952x Series in Standa-
lone Mode
PCI-XIO Block Diagram
Read Status
Read Data
Write Data
Block Erase
Motorola Write With DSACK
Motorola Write Without DSACK
Motorola Read
GPIO Module Block Diagram
Functional Block Diagram of a GPIO Pin
32-bit Timestamp Format
1-bit Signal Sampling
Up to 4-bit Signal Sampling
1-bit Pattern Generation
The two MTL Ports of the DDR SDRAM Con-
troller
Arbitration in the DDR Controller
CPU account
Arbitration when DMA has priority
CPU account using dynamic ratios
Address Mapping: Interleaved Mode
DDR SDRAM Controller Start and Halt State
Machine
Examples of Supported Memory Configura-
Block diagram of the LCD Controller
Generic Power Sequence for TFT LCD Panels
346
QVCP Top Level Diagram
QVCP BLock Diagram
Undithering and Pedestal Manipulation
315
327
212
. . . . . . . . . . . . . . . . . . . . . . . . . . . . 226
. . . . . . . . . . . . . . . . . . . . . . . . . . . . 227
. . . . . . . . . . . . . . . . . . . . . . . . . . . 225
. . . . . . . . . . . . . . . . . . . . . . . . . . . 227
. . . . . . . . . . . . . . . . . . . . . . . . . . 317
. . . . . . . . . . . . . . . . . . . . . . . . 229
. . . . . . . . . . . . . . . . . . . . 206
. . . . . . . . . . . . . . . . . . . 276
. . . . . . . . . . . . . . . . . . 356
. . . . . . . . . . . . . . . . 221
. . . . . . . . . . . . . . . . 279
. . . . . . . . . . . . . . . 273
. . . . . . . . . . . . . . 354
. . . . . . . . . . . . . 277
. . . . . . . . . . . . 228
. . . . . . . . . . . . 268
. . . . . . . . . . 229
. . . . . . . . . 315
. . . . . . . . 318
Rev. 4.0 — 03 December 2007
. . . . . . . 319
. . . . . 322
. . . . . 346
. . . 362
. . 270
Figure 3:
Figure 9:
Figure 10:
Figure 11:
Figure 12:
Figure 13:
Figure 14:
Figure 15:
Figure 7:
Figure 8:
Figure 9:
Figure 10:
Figure 11:
Figure 9:
Figure 10:
Figure 11:
Figure 12:
Figure 13:
Figure 14:
Figure 15:
Figure 16:
Figure 3:
Figure 4:
Figure 4:
Figure 5:
Figure 6:
PNX15xx/952x Series
System Memory Map and Block Diagram Con-
figuration for PNX15xx/952x Series in Host-
assisted Mode
NOR Flash Write
NOR Flash Read
IDE Interface
Isolation Translation Logic
Register Transfer/PIO Data Transfer on IDE
235
Timings on IDE Bus
IDE Transaction, Flow Controlled by Device
IORDY
Up to 4-bit Samples per FIFO in Pattern Gen-
eration Mode
Example of Ir TX Signals with and without
Sub-Carrier
IrDA Control TX with Sub-Carrier Enabled
Sub-Carrier Multiplexing for TX
Examples of Duty Cycles for Ir TX Signals
tions
Tcas Timing Parameter
Trrd and Trc Timing Parameters
Trfc Timing Parameter
Twr Timing Parameter
Tras Timing Parameter
Trp Timing Parameter
Trcd_rd Timing Parameter
Trcd_wr Timing Parameter
Power Sequencing State Machine Block Dia-
gram
Clock Gating Logic
4:2:2 and 4:4:4 Formats
Mixer Block Diagram—Pixel Selection
Mixer Block Diagram—Pixel Processing
329
348
236
285
Connected Media Processor
280
. . . . . . . . . . . . . . . . . . . . . . . . . 232
215
. . . . . . . . . . . . . . . . . . . . . . 230
. . . . . . . . . . . . . . . . . . . . . . 231
. . . . . . . . . . . . . . . . . . . . 349
. . . . . . . . . . . . . . . . . . . 236
. . . . . . . . . . . . . . . . . 333
. . . . . . . . . . . . . . . . . 334
. . . . . . . . . . . . . . . . . 334
. . . . . . . . . . . . . . . . 333
. . . . . . . . . . . . . . . . 334
. . . . . . . . . . . . . . . . 363
© NXP B.V. 2007. All rights reserved.
. . . . . . . . . . . . . 233
. . . . . . . . . . . . . 335
. . . . . . . . . . . . . 335
. . . . . . . . . 285
. . . . . . . . 333
. . . 370
. 371
285
286
-xv
.