XC4VFX100-10FFG1517I Xilinx Inc, XC4VFX100-10FFG1517I Datasheet - Page 83

no-image

XC4VFX100-10FFG1517I

Manufacturer Part Number
XC4VFX100-10FFG1517I
Description
IC FPGA VIRTEX-4FX 100K 1517FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r

Specifications of XC4VFX100-10FFG1517I

Number Of Logic Elements/cells
94896
Number Of Labs/clbs
10544
Total Ram Bits
6930432
Number Of I /o
768
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX100-10FFG1517I
Manufacturer:
XILINX
Quantity:
55
Part Number:
XC4VFX100-10FFG1517I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX100-10FFG1517I
Manufacturer:
XILINX
0
Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
Board-Level Clock Generation
R
The board-level clock generation example in
generate output clocks for other components on the board. This clock can then be used to
interface with other devices. In this example, a DDR register is used with its inputs
connected to GND and V
stays within global routing until it reaches the output register. The quality of the clock is
maintained.
If the design requires global buffers in other areas, use an OBUF instead of BUFG and
ODDR
However, the clock quality will not be as well preserved as when connected using a global
buffer and a DDR register
(Figure
IBUFG
IBUF
2-10).
CC
www.xilinx.com
(Figure
. Because the output of the DCM is routed to BUFG, the clock
Figure 2-8: Standard Usage
2-11).
CLKIN
CLKFB
RST
DCM_BASE
Figure 2-9
CLKFX180
CLK2X180
LOCKED
CLK180
CLK270
CLKDV
CLKFX
illustrates how to use a DCM to
CLK2X
CLK90
CLK0
Application Examples
UG070_2_07_071204
BUFG
OBUF
83

Related parts for XC4VFX100-10FFG1517I