EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 4

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
Page 4
Stratix IV E ES Device Issues
Table 2. Issues for Stratix IV E ES Devices (Part 1 of 2)
Errata Sheet for Stratix IV E Devices
Remote System Upgrade
Remote System Upgrade fails when loading an invalid configuration image.
M9K/M144K RAM Block Lock-up
M9K/M144K RAM blocks may lock up if there is a glitch in the clock source.
CRC Error Injection Feature
The CRC Error Injection feature may not operate correctly.
Higher Power Supply Current During Power-Up for V
Higher power-up current requirements are needed for V
M144K Write with Dual-Port Dual-Clock Modes
M144K RAM blocks may not operate correctly in dual-port dual-clock modes.
Automatic Clock Switchover
Automatic clock switchover feature may not operate correctly.
CRC Error Detection Feature
MLAB RAM blocks may not operate correctly with the CRC Error Detection
feature enabled.
Higher V
Stratix IV E ES devices require higher V
CC
Stratix IV E Power-up Sequencing on Production Devices
Power Supply Levels
1
Stratix IV E devices might fail to power up correctly at low temperatures when the
V
issue occurs because the FPGA device fails to exit power-on reset (POR), as indicated
by the nSTATUS pin being stuck low. Configuration cannot begin when the nSTATUS pin
is low.
The problem affects all Stratix IV E devices. Engineering sample devices are not
affected.
Production devices must use the power-up sequence board design modifications to
successfully power-up and exit POR on production devices, by fully powering V
before V
V
You can successfully use the hot socketing feature if you use the V
power sequence board design modification.
Contact Altera for Technical Support if you require assistance with implementing
these board design changes.
Table 2
each issue.
CC
CCAUX
(0.9 V) power supply powers up after the V
shows the specific issues and which Stratix IV E ES devices are affected by
. The published ramp rate specifications still apply.
CCAUX
Issue
CC
begins to ramp. There is no dependency on the ramp rate for V
power supply levels.
CCPD
CCPD
power supply.
CCAUX
Affected Devices
devices (all speed
EP4SE530 ES
EP4SE530 ES
EP4SE530 ES
EP4SE530 ES
EP4SE530 ES
EP4SE530 ES
EP4SE530 ES
EP4SE530 ES
devices
devices
devices
devices
devices
devices
devices
grades)
(2.5 V) power supply. This
March 2011 Altera Corporation
Stratix IV E ES Device Issues
CC
Production devices
Production devices
Production devices
Production devices
Production devices
Production devices
before V
Planned Fix
None
None
CCAUX
CC
CC
and

Related parts for EP4SE530H40I3