EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 19
![IC STRATIX IV FPGA 530K 1152HBGA](/photos/37/12/371227/1152pin_fbga_sml.jpg)
EP4SGX530HH35C2N
Manufacturer Part Number
EP4SGX530HH35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
Stratix® IV GXr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(30 pages)
6.EP4SGX110DF29C3N.pdf
(72 pages)
7.EP4SGX530HH35C2N.pdf
(1145 pages)
Specifications of EP4SGX530HH35C2N
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
564
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Family Name
Stratix® IV
Number Of Logic Blocks/elements
531200
# Registers
424960
# I/os (max)
560
Process Technology
40nm
Operating Supply Voltage (typ)
900mV
Logic Cells
531200
Ram Bits
28033024
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1152
Package Type
FCHBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
Electrical Characteristics
Table 1–17. Single-Ended I/O Standards (Part 2 of 2)
Table 1–18. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications
Table 1–19. Single-Ended SSTL and HSTL I/O Standards Signal Specifications (Part 1 of 2)
April 2011 Altera Corporation
2.5 V
1.8 V
1.5 V
1.2 V
3.0-V PCI
3.0-V
PCI-X
SSTL-2
Class I, II
SSTL-18
Class I, II
SSTL-15
Class I, II
HSTL-18
Class I, II
HSTL-15
Class I, II
HSTL-12
Class I, II
SSTL-2
Class I
SSTL-2
Class II
SSTL-18
Class I
SSTL-18
Class II
SSTL-15
Class I
I/O Standard
Standard
I/O Standard
I/O
2.375
1.425
1.71
1.14
2.85
2.85
Min
Min
-0.3
-0.3
-0.3
-0.3
—
2.375
1.425
1.425
V
Min
1.71
1.71
1.14
IL(DC)
V
CCIO
Typ
2.5
1.8
1.5
1.2
3
3
(V)
V
V
V
0.125
V
0.125
V
0.15
0.15
(V)
Max
REF
REF
REF
REF
REF
0.1
V
CCIO
Typ
1.8
2.5
1.5
1.8
1.5
1.2
-
-
-
-
-
2.625
1.575
Max
1.89
1.26
3.15
3.15
(V)
V
V
V
V
V
0.125
0.125
0.15
0.15
Min
REF
REF
REF
REF
REF
0.1
V
2.625
1.575
1.575
Max
1.89
1.89
1.26
+
+
+
+
+
IH(DC)
Min
-0.3
-0.3
-0.3
-0.3
—
—
(V)
V
V
V
V
V
Max
CCIO
CCIO
CCIO
CCIO
IL
0.3
0.3
0.3
0.3
—
(V)
0.35 *
0.35 *
0.35 *
0.35 *
0.3 *
0.49 *
0.47 *
0.47 *
+
+
+
+
V
V
V
V
V
0.833
Max
V
V
V
0.85
0.68
0.7
Min
CCIO
CCIO
CCIO
CCIO
CCIO
CCIO
CCIO
CCIO
V
IL(AC)
V
V
V
V
V
0.175
Max
0.31
0.31
0.25
0.25
REF
REF
REF
REF
REF
0.65 *
0.65 *
0.65 *
V
V
V
0.5 *
V
0.5 *
V
Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum
Min
(V)
1.7
0.5 * V
0.5 * V
0.5 * V
-
-
-
-
-
CCIO
CCIO
CCIO
CCIO
CCIO
V
REF
0.75
V
Typ
0.9
0.9
IH
V
V
(V)
V
V
V
REF
REF
(V)
REF
REF
CCIO
CCIO
CCIO
IH(AC)
V
0.175
V
V
V
Min
REF
Max
CCIO
CCIO
CCIO
+ 0.31
+ 0.31
3.6
0.3
0.3
0.3
3.6
+ 0.25
+ 0.25
—
(V)
+
+
+
+
0.51 *
0.53 *
0.53 *
0.969
V
V
V
Max
0.95
0.9
CCIO
CCIO
CCIO
V
0.25 *
0.25 *
V
V
V
0.1 *
V
0.1 *
V
0.475
Max
0.45
0.2 *
V
V
V
V
Max
0.57
0.76
0.28
OL
0.4
OL
CCIO
CCIO
CCIO
CCIO
CCIO
TT
TT
TT
(V)
(V)
-
-
-
0.47 *
V
V
V
0.04
0.04
Min
REF
REF
—
—
—
CCIO
0.9 * V
0.9 * V
V
V
0.475
V
V
V
0.8 *
V
V
0.57
0.76
0.28
V
0.75 *
0.75 *
OH
Min
CCIO
V
V
-
-
0.45
TT
TT
TT
CCIO
OH
Min
CCIO
CCIO
CCIO
2
(V)
+
+
+
(V)
-
CCIO
CCIO
-
V
V
V
V
V
V
V
CCIO
CCIO
CCIO
Typ
TT
I
ol
REF
REF
REF
16.2
13.4
I
8.1
6.7
OL
(V)
(mA)
8
/2
/2
/2
1.5
1.5
(mA) I
1
2
2
2
I
V
V
0.53 *
oh
V
Max
0.04
0.04
-16.2
-13.4
REF
REF
OH
—
—
—
-8.1
-6.7
CCIO
-8
-0.5
-0.5
(mA)
1–11
-1
-2
-2
-2
(mA)
+
+