EPF10K50EQI240-2 Altera, EPF10K50EQI240-2 Datasheet - Page 40
![IC FLEX 10KE FPGA 50K 240-PQFP](/photos/6/72/67260/544-240-pqfp_sml.jpg)
EPF10K50EQI240-2
Manufacturer Part Number
EPF10K50EQI240-2
Description
IC FLEX 10KE FPGA 50K 240-PQFP
Manufacturer
Altera
Series
FLEX-10KE®r
Datasheet
1.EPF10K30ETC144-3.pdf
(100 pages)
Specifications of EPF10K50EQI240-2
Number Of Logic Elements/cells
2880
Number Of Labs/clbs
360
Total Ram Bits
40960
Number Of I /o
189
Number Of Gates
199000
Voltage - Supply
2.3 V ~ 2.7 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
240-MQFP, 240-PQFP
Family Name
FLEX 10KE
Number Of Usable Gates
50000
Number Of Logic Blocks/elements
2880
# Registers
189
# I/os (max)
189
Frequency (max)
200MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
2.5V
Logic Cells
2880
Ram Bits
40960
Device System Gates
199000
Operating Supply Voltage (min)
2.3V
Operating Supply Voltage (max)
2.7V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
240
Package Type
PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1945
EPF10K50EQI240-2
EPF10K50EQI240-2
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPF10K50EQI240-2
Manufacturer:
NEC
Quantity:
10
Company:
Part Number:
EPF10K50EQI240-2N
Manufacturer:
ALTERA22
Quantity:
209
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
40
t
t
t
f
f
f
t
t
t
t
CLK2
R
F
INDUTY
CLK1
CLKDEV
INCLKSTB
LOCK
JITTER
OUTDUTY
Table 12. ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices
Symbol
Input rise time
Input fall time
Input duty cycle
Input clock frequency (ClockBoost
clock multiplication factor equals 1)
Input clock frequency (ClockBoost
clock multiplication factor equals 2)
Input deviation from user
specification in the MAX+PLUS II
software
Input clock stability (measured
between adjacent clocks)
Time required for ClockLock or
ClockBoost to acquire lock
Jitter on ClockLock or ClockBoost-
generated clock
Duty cycle for ClockLock or
ClockBoost-generated clock
(1)
Parameter
(4)
Tables 12
for -1 and -2 speed-grade devices, respectively.
(3)
and
13
t
t
INCLKSTB
INCLKSTB
summarize the ClockLock and ClockBoost parameters
Condition
< 100
< 50
Min
40
25
16
40
Typ
50
25,000
Altera Corporation
200
Max
180
100
250
60
90
10
60
5
5
(4)
(2)
Unit
PPM
MHz
MHz
ns
ns
ps
µs
ps
ps
%
%