EP2C8Q208C8 Altera, EP2C8Q208C8 Datasheet - Page 43

IC CYCLONE II FPGA 8K 208-PQFP

EP2C8Q208C8

Manufacturer Part Number
EP2C8Q208C8
Description
IC CYCLONE II FPGA 8K 208-PQFP
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C8Q208C8

Number Of Logic Elements/cells
8256
Number Of Labs/clbs
516
Total Ram Bits
165888
Number Of I /o
138
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1456

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C8Q208C8
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C8Q208C8
Manufacturer:
ALTERA
0
Part Number:
EP2C8Q208C8
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2C8Q208C8N
Manufacturer:
ALTERA
Quantity:
8
Part Number:
EP2C8Q208C8N
Manufacturer:
ALTERA
Quantity:
853
Part Number:
EP2C8Q208C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C8Q208C8N
Manufacturer:
ALTERA
0
Part Number:
EP2C8Q208C8N
Manufacturer:
ALTERA
Quantity:
14 945
Part Number:
EP2C8Q208C8N
0
Altera Corporation
February 2007
Clock Modes
Table 2–8
memory.
Table 2–9
when configured in the different memory modes.
M4K Routing Interface
The R4, C4, and direct link interconnects from adjacent LABs drive the
M4K block local interconnect. The M4K blocks can communicate with
LABs on either the left or right side through these row resources or with
LAB columns on either the right or left with the column resources. Up to
16 direct link input connections to the M4K block are possible from the
left adjacent LAB and another 16 possible from the right adjacent LAB.
M4K block outputs can also connect to left and right LABs through each
16 direct link interconnects.
array interface.
Independent
Input/output
Read/write
Single
Independent
Input/output
Read/write
Single clock
Table 2–8. M4K Clock Modes
Clock Mode
Table 2–9. Cyclone II M4K Memory Clock Modes
Clocking Modes
summarizes the different clock modes supported by the M4K
shows which clock modes are supported by all M4K blocks
In this mode, a separate clock is available for each port (ports A
and B). Clock A controls all registers on the port A side, while
clock B controls all registers on the port B side.
On each of the two ports, A or B, one clock controls all registers
for inputs into the memory block: data input, wren, and address.
The other clock controls the block’s data output registers.
Up to two clocks are available in this mode. The write clock
controls the block’s data inputs, wraddress, and wren. The
read clock controls the data output, rdaddress, and rden.
control all registers of the memory block. Asynchronous clear
signals for the registers are not supported.
In this mode, a single clock, together with clock enable, is used to
True Dual-Port
Mode
v
v
v
Figure 2–17
Cyclone II Device Handbook, Volume 1
Simple Dual-Port
Description
shows the M4K block to logic
Mode
v
v
v
Cyclone II Architecture
Single-Port Mode
v
v
2–31

Related parts for EP2C8Q208C8