EP2C8Q208C8 Altera, EP2C8Q208C8 Datasheet - Page 153

IC CYCLONE II FPGA 8K 208-PQFP

EP2C8Q208C8

Manufacturer Part Number
EP2C8Q208C8
Description
IC CYCLONE II FPGA 8K 208-PQFP
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C8Q208C8

Number Of Logic Elements/cells
8256
Number Of Labs/clbs
516
Total Ram Bits
165888
Number Of I /o
138
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1456

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C8Q208C8
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C8Q208C8
Manufacturer:
ALTERA
0
Part Number:
EP2C8Q208C8
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2C8Q208C8N
Manufacturer:
ALTERA
Quantity:
8
Part Number:
EP2C8Q208C8N
Manufacturer:
ALTERA
Quantity:
853
Part Number:
EP2C8Q208C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C8Q208C8N
Manufacturer:
ALTERA
0
Part Number:
EP2C8Q208C8N
Manufacturer:
ALTERA
Quantity:
14 945
Part Number:
EP2C8Q208C8N
0
Altera Corporation
February 2008
Notes to
(1)
(2)
(3)
(4)
(5)
f
(input clock
frequency)
HSIODR
SW
Input jitter
tolerance
t
H S C L K
L O C K
Table 5–51. LVDS Receiver Timing Specification
Symbol
For extended temperature devices, the maximum input clock frequency for x10 through x2 modes is 275 MHz.
For extended temperature devices, the maximum data rate for x10 through x2 modes is 550 Mbps.
For extended temperature devices, the maximum input clock frequency for x1 mode is 340 MHz.
For extended temperature devices, the maximum data rate for x1 mode is 340 Mbps.
For extended temperature devices, the maximum lock time is 500 us.
Table
Conditions
5–51:
×10
×10
×8
×7
×4
×2
×1
×8
×7
×4
×2
×1
Min
100
10
10
10
10
10
10
80
70
40
20
10
External Memory Interface Specifications
Table 5–52
Note to
(1)
–6 Speed Grade
Table 5–52. DQS Bus Clock Skew Adder Specifications
Typ
This skew specification is the absolute maximum and minimum skew. For
example, skew on a ×9 DQ group is 155 ps or ±77.5 ps.
Table
Mode
×18
shows the DQS bus clock skew adder specifications.
×9
402.5
402.5
402.5
402.5
402.5
402.5
402.5
Max
805
805
805
805
805
300
500
100
5–52:
Min
100
10
10
10
10
10
10
80
70
40
20
10
–7 Speed Grade
DQS Clock Skew Adder
Typ
DC Characteristics and Timing Specifications
402.5
402.5
155
190
Max
320
320
320
320
320
640
640
640
640
640
400
500
100
Cyclone II Device Handbook, Volume 1
Min
100
10
10
10
10
10
10
80
70
40
20
10
–8 Speed Grade
Typ
402.5
402.5
320
320
320
320
320
640
640
640
640
640
100
Max
400
550
Unit
ps
ps
(1)
(1)
(1)
(1)
(1)
(2)
(2)
(2)
(2)
(2)
(5)
(3)
(4)
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
MHz
MHz
MHz
MHz
MHz
MHz
Unit
ps
ps
ps
5–63

Related parts for EP2C8Q208C8