ADSP-2195MKST-160 Analog Devices Inc, ADSP-2195MKST-160 Datasheet - Page 48
![IC DSP CONTROLLER 16BIT 144LQFP](/photos/31/36/313691/144pin_lqfp_sml.jpg)
ADSP-2195MKST-160
Manufacturer Part Number
ADSP-2195MKST-160
Description
IC DSP CONTROLLER 16BIT 144LQFP
Manufacturer
Analog Devices Inc
Series
ADSP-21xxr
Type
Fixed Pointr
Datasheet
1.ADSP-2195MKST-160.pdf
(68 pages)
Specifications of ADSP-2195MKST-160
Rohs Status
RoHS non-compliant
Interface
Host Interface, SPI, SSP, UART
Clock Rate
160MHz
Non-volatile Memory
ROM (48 kB)
On-chip Ram
80kB
Voltage - I/o
3.30V
Voltage - Core
2.50V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
144-LQFP
Device Core Size
24b
Format
Fixed Point
Clock Freq (max)
160MHz
Mips
160
Device Input Clock Speed
160MHz
Ram Size
32KB
Program Memory Size
48KB
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (min)
2.37V
Operating Supply Voltage (max)
2.63/3.6V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
144
Package Type
LQFP
Lead Free Status / Rohs Status
Not Compliant
ADSP-2195
Serial Peripheral Interface (SPI) Port—Slave Timing
Table 21
Table 21. Serial Peripheral Interface (SPI) Port—Slave Timing
48
Parameter
Switching Characteristics
t
t
t
t
Timing Requirements
t
t
t
t
t
t
t
t
DSOE
DSDHI
DDSPID
HDSPID
SPICHS
SPICLS
SPICLK
HDS
SPITDS
SDSCI
SSPID
HSPID
and
This information applies to a product under development. Its characteristics and specifications are subject to change with-
out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
Figure 24
Description
SPISS assertion to data out active
SPISS deassertion to data high impedance
SCLK edge to data out valid (data out delay)
SCLK edge to data out invalid (data out hold)
Serial clock high period
Serial clock low period
Serial clock period
Last SPICLK edge to SPISS not asserted
Sequential Transfer Delay
SPISS assertion to first SPICLK edge
Data input valid to SCLK edge (data input setup)
SCLK sampling edge to data input invalid
describe SPI port slave operations.
For current information contact Analog Devices at 800/262-5643
Min
0
0
0
0
2t
2t
4t
2t
2t
2t
1.6
1.6
HCLK
HCLK
HCLK
HCLK
HCLK
HCLK
September 2001
Max
6
6
5
5
REV. PrA
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns