ADSP-2195MKST-160 Analog Devices Inc, ADSP-2195MKST-160 Datasheet - Page 23
![IC DSP CONTROLLER 16BIT 144LQFP](/photos/31/36/313691/144pin_lqfp_sml.jpg)
ADSP-2195MKST-160
Manufacturer Part Number
ADSP-2195MKST-160
Description
IC DSP CONTROLLER 16BIT 144LQFP
Manufacturer
Analog Devices Inc
Series
ADSP-21xxr
Type
Fixed Pointr
Datasheet
1.ADSP-2195MKST-160.pdf
(68 pages)
Specifications of ADSP-2195MKST-160
Rohs Status
RoHS non-compliant
Interface
Host Interface, SPI, SSP, UART
Clock Rate
160MHz
Non-volatile Memory
ROM (48 kB)
On-chip Ram
80kB
Voltage - I/o
3.30V
Voltage - Core
2.50V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
144-LQFP
Device Core Size
24b
Format
Fixed Point
Clock Freq (max)
160MHz
Mips
160
Device Input Clock Speed
160MHz
Ram Size
32KB
Program Memory Size
48KB
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (min)
2.37V
Operating Supply Voltage (max)
2.63/3.6V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
144
Package Type
LQFP
Lead Free Status / Rohs Status
Not Compliant
ELECTRICAL CHARACTERISTICS
1
2
3
4
5
6
7
8
9
10
REV. PrA
Parameter
I
I
I
I
I
I
C
Specifications subject to change without notice.
Applies to output and bidirectional pins: DATA15–0, ADDR21–0, HAD15–0, MS3–0, IOMS, RD, WR, CLKOUT, HACK, PF7–0, TMR2–0, BGH,
BG, DT0, DT1, DT2/MISO0, TCLK0, TCLK1, TCLK2/SCK0, RCLK0, RCLK1, RCLK2/SCK1, TFS0, TFS1, TFS2/MOSI0, RFS0, RFS1,
RFS2/MOSI1, BMS, TDO, TXD, EMU.
Applies to input pins: ACK, BR, HCMS, HCIOMS, OPMODE, BMODE1–0, HA16, HALE, HRD, HWR, CLKIN, RESET, TCK, TDI, TMS, TRST,
DR0, DR1, BYPASS, RXD.
Applies to input pins with internal pull-ups: BMODE0, BMODE1, OPMODE, BYPASS, TCK, TMS, TDI, RESET.
Applies to input pin with internal pull-down: TRST
Applies to three-statable pins: DATA15–0, ADDR21–0, MS3–0, RD, WR, PF7–0, BMS, IOMS, TFSx, RFSx, TDO, EMU.
Test Conditions: @ V
Refer to
Applies to all signal pins.
September 2001
DD-PERIPHERAL1
DD-PERIPHERAL2
DD-POWERDOWN
DD-IDLE2
DD-TYPICAL
DD-PEAK
Guaranteed, but not tested.
IN
Table 23 on page 52
1
This information applies to a product under development. Its characteristics and specifications are subject to change with-
out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
DDINT
Description
Supply Current (Core) Idle2
Supply Current (Core) Typical
Supply Current (Core) Peak
Supply Current (Peripheral)
Supply Current (Peripheral)
Supply Current
Input Capacitance
= 2.5V, T
for definitions of operation types.
For current information contact Analog Devices at 800/262-5643
AMB
= 25ºC
9, 10
(CONTINUED)
Test Conditions
PLL Enabled, HCLK
= 80 MHz, CCLK
Disabled
HCLK = 80 MHz,
CCLK = 160
MHz
HCLK = 80 MHz,
CCLK = 160
MHz
PLL Enabled, Core,
HCLK, CLKIN
Disabled
HCLK = 80 MHz
PLL, Core, HCLK,
CLKIN Disabled
f
T
V
IN
IN
CASE
= 1 MHz,
= 2.5 V
7,8
7,8
= 25°C,
7
7
7
7
Min
Typical Max
1
184
215
5
60
100
ADSP-2195
TBD
Unit
mA
mA
mA
mA
mA
µA
pF
23