MAX5886EGK+D Maxim Integrated Products, MAX5886EGK+D Datasheet
![IC DAC 12BIT 3.3V 500MSPS 68-QFN](/photos/6/68/66895/max5886egk_d_sml.jpg)
MAX5886EGK+D
Specifications of MAX5886EGK+D
Related parts for MAX5886EGK+D
MAX5886EGK+D Summary of contents
Page 1
... Communications: LMDS, MMDS, Point-to-Point Microwave Digital Signal Synthesis Automated Test Equipment (ATE) Instrumentation ________________________________________________________________ Maxim Integrated Products For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com. ♦ 500Msps Output Update Rate ♦ Single 3.3V Supply Operation ♦ ...
Page 2
High Dynamic Performance DAC with Differential LVDS Inputs ABSOLUTE MAXIMUM RATINGS VCLK to AGND................................-0.3V to +3. VCLK to DGND ...............................-0.3V to +3. ...
Page 3
High Dynamic Performance DAC with Differential LVDS Inputs ELECTRICAL CHARACTERISTICS (continued) ( VCLK = 3.3V, AGND = DGND = CLKGND = 0, external reference analog output, 50Ω double terminated (Figure 7), ...
Page 4
High Dynamic Performance DAC with Differential LVDS Inputs ELECTRICAL CHARACTERISTICS (continued) ( VCLK = 3.3V, AGND = DGND = CLKGND = 0, external reference analog output, 50Ω double terminated (Figure 7), ...
Page 5
High Dynamic Performance DAC with Differential LVDS Inputs ELECTRICAL CHARACTERISTICS (continued) ( VCLK = 3.3V, AGND = DGND = CLKGND = 0, external reference analog output, 50Ω double terminated (Figure 7), ...
Page 6
High Dynamic Performance DAC with Differential LVDS Inputs ( VCLK = 3.3V, external reference SFDR vs. OUTPUT FREQUENCY (f = 300MHz -6dB FS) CLK OUT 100 I = 20mA ...
Page 7
High Dynamic Performance DAC with Differential LVDS Inputs PIN NAME 1–8, 23, 34, N.C. Not connected. Do not connect to these pins. Do not tie these pins together. 35–38 9, 41, 60, 62 DGND Digital Ground Digital ...
Page 8
High Dynamic Performance DAC with Differential LVDS Inputs PIN NAME 47 B9N Complementary Data Bit 9 48 B8P Data Bit 8 49 B8N Complementary Data Bit 8 50 B7P Data Bit 7 51 B7N Complementary Data Bit ...
Page 9
High Dynamic Performance DAC with Differential LVDS Inputs DV DGND DD 1.2V REFERENCE REFIO FSADJ CLKN CLKP Figure 1. Simplified MAX5886 Block Diagram Table 1. I and R Selection Matrix Based on a Typical 1.200V Reference Voltage ...
Page 10
High Dynamic Performance DAC with Differential LVDS Inputs 1.2V REFERENCE 10kΩ REFIO 0.1µF FSADJ CURRENT-STEERING I REF R SET DACREF REF REFIO SET Figure 2. Reference Architecture, Internal Reference Configuration Figure 3 displays ...
Page 11
High Dynamic Performance DAC with Differential LVDS Inputs DIGITAL DATA IS LATCHED ON THE RISING EDGE OF CLKP B0 TO B15 SETUP CLKP CLKN IOUT Figure 5. Detailed Timing Relationship ...
Page 12
High Dynamic Performance DAC with Differential LVDS Inputs B0–B11 MAX5886 12 AGND DGND Figure 7. Differential to Single-Ended Conversion Using a Wideband RF Transformer AV DV VCLK DD DD B0–B11 MAX5886 12 AGND DGND ...
Page 13
High Dynamic Performance DAC with Differential LVDS Inputs between the frequency components located within the carrier band. The energy at one end of the carrier band generates IM products with the energy from the oppo- site end ...
Page 14
High Dynamic Performance DAC with Differential LVDS Inputs individual carrier must be operated at less than -12dB FS/-18dB FS to avoid waveform clipping. The noise density requirements (Table 2) for a GSM/EDGE-based system can again be derived ...
Page 15
High Dynamic Performance DAC with Differential LVDS Inputs O MEASUREMENT BANDWIDTH -30 30kHz 100kHz -60 -70 -73 -75 -80 -90 0.2 0.4 0.6 1.2 1.8 FREQUENCY OFFSET FROM CARRIER (MHz) Figure 11. GSM/EDGE Tx Mask Requirements supply ...
Page 16
High Dynamic Performance DAC with Differential LVDS Inputs In this package, the data converter die is attached lead frame with the back of this frame exposed at the package bottom surface, facing the PC ...
Page 17
High Dynamic Performance DAC with Differential LVDS Inputs A glitch is generated when a DAC switches between two codes. The largest glitch is usually generated around the midscale transition, when the input pattern transitions from 011...111 to ...
Page 18
... Maxim reserves the right to change the circuitry and specifications without notice at any time. implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 18 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 18 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © ...