IDT82V3280DQG8 IDT, Integrated Device Technology Inc, IDT82V3280DQG8 Datasheet - Page 166
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT82V3280DQG8
Manufacturer Part Number
IDT82V3280DQG8
Description
IC PLL WAN SE STRATUM 2 100-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Type
PLL Clock Generatorr
Datasheet
1.IDT82V3280DQG8.pdf
(171 pages)
Specifications of IDT82V3280DQG8
Input
CMOS, LVDS, PECL, TTL
Output
CMOS, LVDS, PECL, TTL
Frequency - Max
622.08MHz
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Frequency-max
622.08MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
82V3280DQG8
A
AMI Violation ...................................................................................... 20
Averaged Phase Error ........................................................................ 34
B
Bandwidths and Damping Factors ..................................................... 34
C
Calibration .......................................................................................... 19
Coarse Phase Loss ............................................................................ 27
Crystal Oscillator ................................................................................ 19
Current Frequency Offset ................................................................... 34
D
DCO ................................................................................................... 34
Division Factor .................................................................................... 21
DPLL Hard Alarm ............................................................................... 27
DPLL Hard Limit ................................................................................. 27
DPLL Operating Mode ................................................................. 34
DPLL Soft Alarm ................................................................................. 27
DPLL Soft Limit .................................................................................. 27
E
External Sync Alarm ........................................................................... 42
F
Fast Loss ............................................................................................ 27
Index
Acquisition Bandwidth and Damping Factor ............................... 34
Locked Bandwidth and Damping Factor ..................................... 34
Starting Bandwidth and Damping Factor .................................... 34
Free-Run mode ................................................................... 34
Holdover mode .................................................................... 34
Locked mode ....................................................................... 34
Lost-Phase mode ....................................................................... 34
Pre-Locked mode ....................................................................... 34
Pre-Locked2 mode ..................................................................... 35
Automatic Fast Averaged ................................................... 35
Automatic Instantaneous .................................................... 35
Automatic Slow Averaged .................................................. 35
Manual ................................................................................ 35
Temp-Holdover mode ......................................................... 34
,
,
,
,
35
35
35
35
166
Fine Phase Loss ................................................................................ 27
Frequency Hard Alarm .................................................................24
Frequency Hard Alarm Threshold ...................................................... 24
H
Hard Limit ........................................................................................... 27
Holdover Frequency Offset ................................................................ 35
I
IIR ...................................................................................................... 35
Input Clock Frequency ....................................................................... 24
Input Clock Selection ......................................................................... 25
Internal Leaky Bucket Accumulator ................................................... 23
L
Limit ................................................................................................... 37
LOS ..............................................................................................23
LPF .................................................................................................... 34
M
Master / Slave Application ................................................................. 47
Master / Slave Configuration .............................................................. 44
Master Clock ...................................................................................... 19
Microprocessor Interface ................................................................... 48
microprocessor interface
N
No-activity Alarm ..........................................................................23
Automatic selection ..............................................................26
External Fast selection .........................................................25
Forced selection ...................................................................26
Bucket Size ................................................................................ 23
Decay Rate ................................................................................ 23
Lower Threshold ........................................................................ 23
Upper Threshold ........................................................................ 23
EPROM ...................................................................................... 49
Intel ............................................................................................ 52
Motorola ..................................................................................... 54
Multiplexed ................................................................................. 50
Serial .......................................................................................... 56
December 9, 2008
Index
,
,
,
,
,
,
29
29
29
29
29
29