IDT82V3001APVG IDT, Integrated Device Technology Inc, IDT82V3001APVG Datasheet - Page 18
![IC PLL WAN W/SGL REF INP 56-SSOP](/photos/40/58/405879/idt82v3001apvg_sml.jpg)
IDT82V3001APVG
Manufacturer Part Number
IDT82V3001APVG
Description
IC PLL WAN W/SGL REF INP 56-SSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
PLL Clock Generatorr
Series
-r
Datasheet
1.IDT82V3001APVG8.pdf
(28 pages)
Specifications of IDT82V3001APVG
Input
CMOS, TTL
Output
CMOS, TTL
Frequency - Max
32.768MHz
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
56-SSOP
Frequency-max
32.768MHz
Function
Wan PLL
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Package Type
SSOP
Pin Count
56
Mounting
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant
Other names
82V3001APVG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT82V3001APVG
Manufacturer:
MARVELL
Quantity:
12 000
Company:
Part Number:
IDT82V3001APVG
Manufacturer:
IDT
Quantity:
2
Part Number:
IDT82V3001APVG
Manufacturer:
IDT
Quantity:
20 000
observation period is usually the time from the disturbance, to just after
the synchronizer has settled to a steady state.
maintained to within ±5 ns at the instance (over one frame) of all mode
changes. The total phase shift, depending on the type of mode change,
may accumulate up to 200 ns over many frames. The rate of change of
the 200 ns phase shift is limited to a maximum phase slope of
approximately 5 ns/125 µs. This meets AT&T TR62411 maximum phase
slope requirement of 7.6 ns/125 µs and Telcordia GR-1244-CORE (81
ns/1.326 ms).
4.12
signal. Phase lock occurs when the input signal and output signal are
not changing in phase with respect to each other (not including jitter).
factors, which include:
MEASURES OF PERFORMANCE
IDT82V3001A
In the case of the IDT82V3001A, the output signal phase continuity is
This is the time it takes the synchronizer to phase lock to the input
Lock time is very difficult to determine because it is affected by many
PHASE LOCK TIME
18
achieve due to other synchronizer requirements. For instance, better
jitter transfer performance is achieved with a lower frequency loop filter
which increases lock time. And better (smaller) phase slope
performance (limiter) results in longer lock times. The IDT82V3001A
loop filter and limiter were optimized to meet AT&T TR62411 jitter
transfer and phase slope requirements. Consequently, phase lock time,
which is not a standards requirement, may be longer than in other
applications. See
the DPLL to lock to an incoming reference within approximately 500 ms
when set high.
i) Initial input to output phase difference
ii) Initial input to output frequency difference
iii) Synchronizer loop filter
iv) Synchronizer limiter
Although a short lock time is desirable, it is not always possible to
The IDT82V3001A provides a fast lock pin (FLOCK), which enables
WAN PLL WITH SINGLE REFERENCE INPUT
Table - 7
for Maximum Phase Lock Time.
October 15, 2008