AD9510BCPZ Analog Devices Inc, AD9510BCPZ Datasheet - Page 45

• Manufacturer Part Number: AD9510BCPZ
• Description: IC CLOCK DIST 8OUT PLL 64LFCSP
• Manufacturer: Analog Devices Inc
• Type: Fanout Buffer (Distribution), Divider, PLLr

Specifications of AD9510BCPZ

• Number Of Circuits: 1
• Ratio - Input:output: 2:8
• Differential - Input:output: Yes/Yes
• Input: Clock
• Output: CMOS, LVDS, LVPECL
• Frequency - Max: 1.2GHz
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-LFCSP
• Frequency-max: 1.2GHz
• Clock Ic Type: Clock Distribution
• Ic Interface Type: Serial
• Frequency: 1.2GHz
• No. Of Outputs: 8
• No. Of Multipliers / Dividers: 8
• Supply Voltage Range: 3.135V To 3.465V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: AD9510-VCO/PCBZ - BOARD EVALUATION FOR AD9510AD9510/PCBZ - BOARD EVALUATION FOR AD9510
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

Table 22. Serial Control Port Timing
Parameter
t
t
t
t
t
t
t
DS
DH
CLK
S
H
HI
LO
SCLK
SDIO
CSB
SCLK
SDIO
CSB
TIMING DIAGRAM FOR TWO SUCCESSIVE CUMMUNICATION CYCLES. NOTE THAT CSB MUST
BE TOGGLED HIGH AND THEN LOW AT THE COMPLETION OF A COMMUNICATION CYCLE.
Description
Setup time between data and rising edge of SCLK
Hold time between data and rising edge of SCLK
Period of the clock
Setup time between CSB and SCLK
Hold time between CSB and SCLK
Minimum period that SCLK should be in a logic high state
Minimum period that SCLK should be in a logic low state
16 INSTRUCTION BITS + 8 DATA BITS
t
t
DS
S
COMMUNICATION CYCLE 1
BI N
Figure 52. Use of CSB to Define Communications Cycle
t
HI
t
DH
Figure 51. Serial Control Port Timing—Write
t
CLK
CSB TOGGLE INDICATES
Rev. A | Page 45 of 60
t
LO
CYCLE COMPLETE
BI N + 1
16 INSTRUCTION BITS + 8 DATA BITS
t
PWH
COMMUNICATION CYCLE 2
t
H
AD9510