ICS83023AMILF IDT, Integrated Device Technology Inc, ICS83023AMILF Datasheet
![XLATOR/BUFFER DUAL 1:1 8-SOIC](/photos/6/50/65099/ics83023amilf_sml.jpg)
ICS83023AMILF
Specifications of ICS83023AMILF
800-1102-5
800-1102
83023AMILF
Available stocks
Related parts for ICS83023AMILF
ICS83023AMILF Summary of contents
Page 1
G D ENERAL ESCRIPTION The ICS83023I is a dual, 1-to-1 Differential-to-LVCMOS Translator/Fanout Buffer. The differential inputs can accept most differential signal types (LVDS, LVHSTL, LVPECL, SSTL, and HCSL) and translate into two single-ended LVCMOS outputs. The small 8-lead SOIC footprint ...
Page 2
ABLE IN ESCRIPTIONS ...
Page 3
BSOLUTE AXIMUM ATINGS Supply Voltage Inputs, V -0. Outputs, V -0. Package Thermal Impedance, JA Storage Temperature, T -65°C to 150°C STG T 3A ABLE ...
Page 4
3.3V±0.3V, T ABLE HARACTERISTICS ...
Page 5
The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the dBc Phase Noise. This value is normally expressed using a Phase noise plot and is most often ...
Page 6
P ARAMETER 1.65V ± 0.15V V DD LVCMOS GND -1.65V ± 0.15V 3. UTPUT OAD EST IRCUIT tsk( UTPUT KEW nCLK0, nCLK1 CLK0, CLK1 V ...
Page 7
IRING THE IFFERENTIAL NPUT TO Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = V generated by the bias resistors R1, R2 and C1. This bias ...
Page 8
IFFERENTIAL LOCK NPUT NTERFACE The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V meet the V and V input requirements. Figures CMR show interface examples for ...
Page 9
ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second ...
Page 10
ACKAGE UTLINE UFFIX FOR EAD T ABLE Reference Document: JEDEC Publication 95, MS-012 83023AMI D - IFFERENTIAL TO SOIC ACKAGE IMENSIONS ...
Page 11
ABLE RDERING NFORMATION ...
Page 12
...
Page 13
We’ve Got Your Timing Solution. 6024 Silver Creek Valley Road San Jose, CA 95138 © 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of ...