ICS9FG104DGILFT IDT, Integrated Device Technology Inc, ICS9FG104DGILFT Datasheet - Page 10
![IC FREQ TIMING GENERATOR 28TSSOP](/photos/6/49/64969/ics9fg104dgilft_sml.jpg)
ICS9FG104DGILFT
Manufacturer Part Number
ICS9FG104DGILFT
Description
IC FREQ TIMING GENERATOR 28TSSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Frequency Generatorr
Datasheet
1.ICS9FG104DFLFT.pdf
(17 pages)
Specifications of ICS9FG104DGILFT
Input
Clock, Crystal
Output
Differential
Frequency - Max
400MHz
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
28-TSSOP
Frequency-max
400MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
800-1255-2
9FG104DGILFT
9FG104DGILFT
IDT
SMBus Table: Reserved Register
SMBus Table: Reserved Register
SMBus Table: M/N Programming Enable
SMBus Table: PLL Frequency Control Register
ICS9FG104D
Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA
®
Byte 10
Byte 7
Byte 8
Byte 9
Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin #
Pin #
Pin #
Pin #
5
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
REFOUT_En
M/N_Enable
PLL M Div5
PLL M Div4
PLL M Div3
PLL M Div2
PLL M Div1
PLL M Div0
PLL N Div8
PLL N Div9
Name
Name
Name
Name
M Divider Programming
N Divider Prog bit 8
N Divider Prog bit 9
Control Function
Control Function
Control Function
Control Function
M/N Prog. Enable
REFOUT Enable
bit (5:0)
10
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Type
Type
Type
Type
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
and N Divider in Byte 11 and 12 will
Byte 0 Rom table. VCO Frequency
configure the PLL VCO frequency.
The decimal representation of M
Default at power up = latch-in or
Disable
Disable
= fXTAL x [NDiv(9:0)+8] /
0
0
0
0
[MDiv(5:0)+2]
Enable
Enable
1
1
1
1
Default
Default
Default
Default
1541C—12/16/10
X
X
X
X
X
X
X
X
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0